

PIC24FJ64GB004 Family Data Sheet

28/44-Pin, 16-Bit, Flash Microcontrollers with USB On-The-Go (OTG) and nanoWatt XLP Technology

© 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIO[®] MCUs and dsPIO[®] DSCs, KEEL00[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



PIC24FJ64GB004 FAMILY

28/44-Pin, 16-Bit, Flash Microcontrollers with USB On-The-Go (OTG) and nanoWatt XLP Technology

Universal Serial Bus Features:

- USB v2.0 On-The-Go (OTG) Compliant
- Dual Role Capable can act as either Host or Peripheral
 Low-Speed (1.5 Mb/s) and Full-Speed (12 Mb/s) USB Operation in Host mode
- Full-Speed USB Operation in Device mode
- High-Precision PLL for USB
- 0.25% Accuracy using Internal Oscillator No External Crystal Required
- Internal Voltage Boost Assist for USB Bus Voltage Generation
- Interface for Off-Chip Charge Pump for USB Bus
 Voltage Generation
- Supports up to 32 Endpoints (16 bidirectional):
- USB module can use any RAM location on the device as USB endpoint buffers
- On-Chip USB Transceiver
- Interface for Off-Chip USB Transceiver
- Supports Control, Interrupt, Isochronous and Bulk Transfers
- · On-Chip Pull-up and Pull-Down Resistors

High-Performance CPU:

- · Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator with 0.25% Typical Accuracy:
- 96 MHz PLL
- Multiple divide options
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture:
 - 76 base instructions
 - Flexible addressing modes
- · Linear Program Memory Addressing up to 12 Mbytes
- · Linear Data Memory Addressing up to 64 Kbytes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Power Management Modes:

- Selectable Power Management modes with nanoWatt XLP Technology for Extremely Low Power:
 - Deep Sleep mode allows near total power-down (20 nA typical and 500 nA with RTCC or WDT), along with the ability to wake-up on external triggers or self-wake on programmable WDT or RTCC alarm
 - Extreme low-power DSBOR for Deep Sleep, LPBOR for all other modes
 - Sleep mode shuts down peripherals and core for substantial power reduction, fast wake-up
 - Idle mode shuts down the CPU and peripherals for significant power reduction, down to 4.5 μA typical
 - Doze mode enables CPU clock to run slower than peripherals
 - Alternate Clock modes allow on-the-fly switching to a lower clock speed for selective power reduction during Run mode down to 15 μA typical

Special Microcontroller Features:

- Operating Voltage Range of 2.0V to 3.6V
- Self-Reprogrammable under Software Control
- 5.5V Tolerant Input (digital pins only)
- · High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Flash Program Memory:
 - 10,000 erase/write cycle endurance (minimum)
- 20-year data retention minimum
- Selectable write protection boundary
- Fail-Safe Clock Monitor Operation:
 - Detects clock failure and switches to on-chip FRC oscillator
- On-Chip 2.5V Regulator
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Two Flexible Watchdog Timers (WDT) for Reliable
 Operation:
 - Standard programmable WDT for normal operationExtreme low-power WDT with programmable
- period of 2 ms to 26 days for Deep Sleep mode • In-Circuit Serial Programming™ (ICSP™) and In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan Support

		Ş		Remappable Peripherals												
PIC24FJ Device	Pins	Program Memor (Bytes)	SRAM (Bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/PWM Output	UART w/ IrDA [®]	SPI	I²Стм	10-Bit A/D (ch)	Comparators	dSd/dWd	RTCC	СТМИ	USB OTG
32GB002	28	32K	8K	15	5	5	5	2	2	2	9	3	Y	Y	Y	Y
64GB002	28	64K	8K	15	5	5	5	2	2	2	9	3	Y	Y	Y	Y
32GB004	44	32K	8K	25	5	5	5	2	2	2	13	3	Y	Y	Y	Y
64GB004	44	64K	8K	25	5	5	5	2	2	2	13	3	Y	Y	Y	Y

Analog Features:


- 10-Bit, up to 13-Channel Analog-to-Digital (A/D) Converter:
 - 500 ksps conversion rate
 - Conversion available during Sleep and Idle
- Three Analog Comparators with Programmable Input/Output Configuration
- Charge Time Measurement Unit (CTMU):
 - Supports capacitive touch sensing for touch screens and capacitive switches
 - Provides high-resolution time measurement and simple temperature sensing

Peripheral Features:

- · Peripheral Pin Select:
 - Allows independent I/O mapping of many peripherals
 - Up to 25 available pins (44-pin devices)
 - Continuous hardware integrity checking and safety
 - interlocks prevent unintentional configuration changes
- 8-Bit Parallel Master Port (PMP/PSP):
 - Up to 16-bit multiplexed addressing, with up to 11 dedicated address pins on 44-pin devices
 - Programmable polarity on control lines
 - Supports legacy Parallel Slave Port


Pin Diagrams

- Hardware Real-Time Clock/Calendar (RTCC):
 - Provides clock, calendar and alarm functions
 - Functions even in Deep Sleep mode
- Two 3-Wire/4-Wire SPI modules (support 4 Frame modes) with 8-Level FIFO Buffer
- Two I²C[™] modules support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- Two UART modules:
 - Supports RS-485, RS-232 and LIN/J2602
 - On-chip hardware encoder/decoder for IrDA®
 - Auto-wake-up on Start bit
 - Auto-Baud Detect (ABD)
 - 4-level deep FIFO buffer
- Five 16-Bit Timers/Counters with Programmable
 Prescaler
- Five 16-Bit Capture Inputs, each with a Dedicated Time Base
- Five 16-Bit Compare/PWM Outputs, each with a Dedicated Time Base
- Programmable, 32-Bit Cyclic Redundancy Check (CRC) Generator
- · Configurable Open-Drain Outputs on Digital I/O Pins
- · Up to 3 External Interrupt Sources



PIC24FJ64GB004 FAMILY

Pin Diagrams



PIC24FJ64GB004 FAMILY

Pin Diagrams




Table of Contents

1.0	Device Overview	7
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	17
3.0	CPU	21
4.0	Memory Organization	27
5.0	Flash Program Memory	51
6.0	Resets	59
7.0	Interrupt Controller	65
8.0	Oscillator Configuration	. 103
9.0	Power-Saving Features	. 113
10.0	I/O Ports	. 123
11.0	Timer1	. 145
12.0	Timer2/3 and Timer4/5	. 147
13.0	Input Capture with Dedicated Timers	. 153
14.0	Output Compare with Dedicated Timers	. 157
15.0	Serial Peripheral Interface (SPI)	. 167
16.0	Inter-Integrated Circuit (I ² C [™])	. 177
17.0	Universal Asynchronous Receiver Transmitter (UART)	. 185
18.0	Universal Serial Bus with On-The-Go Support (USB OTG)	
19.0	Parallel Master Port (PMP)	. 227
20.0	Real-Time Clock and Calendar (RTCC)	237
21.0	32-Bit Programmable Cyclic Redundancy Check (CRC) Generator	. 249
22.0	10-Bit High-Speed A/D Converter	255
23.0	Triple Comparator Module	
24.0	Comparator Voltage Reference	
25.0	Charge Time Measurement Unit (CTMU)	. 271
26.0	Special Features	275
27.0	Development Support	. 289
28.0	Instruction Set Summary	293
29.0	Electrical Characteristics	. 301
	Packaging Information	
Appe	ndix A: Revision History	329
The I	Aicrochip Web Site	. 337
Custo	omer Change Notification Service	. 337
Custo	omer Support	. 337
Read	er Response	. 338
Prod	uct Identification System	. 339

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

· Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ32GB002 PIC24FJ32GB004
- PIC24FJ64GB002 PIC24FJ64GB004

This family expands on the existing line of Microchip's 16-bit microcontrollers, combining an expanded peripheral feature set and enhanced computational performance with a new connectivity option: USB On-The-Go (OTG). The PIC24FJ64GB004 family provides a new platform for high-performance USB applications which may need more than an 8-bit platform, but do not require the power of a digital signal processor.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as 'C'
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FJ64GB004 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- **On-the-Fly Clock Switching:** The device clock can be changed under software control to the Timer1 source or the internal, Low-Power Internal RC Oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.
- **Doze Mode Operation:** When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.

- Instruction-Based Power-Saving Modes: There are three instruction-based power-saving modes:
 - Idle Mode The core is shut down while leaving the peripherals active.
 - Sleep Mode The core and peripherals that require the system clock are shut down leaving the peripherals active that use their own clock or the clock from other devices.
 - Deep Sleep Mode The core, peripherals (except RTCC and DSWDT), Flash and SRAM are shut down for optimal current savings to extend battery life for portable applications.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ64GB004 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- A Fast Internal RC Oscillator (FRC) with a nominal 8 MHz output, which can also be divided under software control to provide clock speeds as low as 31 kHz.
- A Phase Lock Loop (PLL) frequency multiplier available to the external oscillator modes and the FRC Oscillator, which allows clock speeds of up to 32 MHz.
- A separate Low-Power Internal RC Oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor. This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. The consistent pinout scheme used throughout the entire family also aids in migrating from one device to the next larger device.

The PIC24F family is pin-compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30 devices. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

1.2 USB On-The-Go

The PIC24FJ64GB004 family of devices introduces USB On-The-Go functionality on a single chip to lower pin count Microchip devices. This module provides on-chip functionality as a target device compatible with the USB 2.0 standard, as well as limited stand-alone functionality as a USB embedded host. By implementing USB Host Negotiation Protocol (HNP), the module can also dynamically switch between device and host operation, allowing for a much wider range of versatile USB-enabled applications on a microcontroller platform.

In addition to USB host functionality, PIC24FJ64GB004 family devices provide a true single chip USB solution, including an on-chip transceiver and a voltage boost generator for sourcing bus power during host operations.

1.3 Other Special Features

- **Peripheral Pin Select:** The Peripheral Pin Select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Communications: The PIC24FJ64GB004 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are two independent I²C[™] modules that support both Master and Slave modes of operation. Devices also have, through the Peripheral Pin Select (PPS) feature, two independent UARTs with built-in IrDA[®] encoder/decoders and two SPI modules.
- Analog Features: All members of the PIC24FJ64GB004 family include a 10-bit A/D Converter module and a triple comparator module. The A/D module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- **CTMU Interface:** This module provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.

- Parallel Master/Enhanced Parallel Slave Port: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit and 16-bit data transfers with up to 12 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for the use of the core application.

1.4 Details on Individual Family Members

Devices in the PIC24FJ64GB004 family are available in 28-pin and 44-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in several ways:

- Flash Program Memory:
 - PIC24FJ32GB0 devices 32 Kbytes
 - PIC24FJ64GB0 devices 64 Kbytes
- Available I/O Pins and Ports:
 - 28-pin devices 19 pins on two ports
 - 44-pin devices 33 pins on three ports
- Available Interrupt-on-Change Notification (ICN)
 Inputs:
 - 28-pin devices 19
 - 44-pin devices 29
- · Available Remappable Pins:
 - 28-pin devices 15 pins
 - 44-pin devices 25 pins
- Available PMP Address Pins:
 - 28-pin devices 3 pins
 - 44-pin devices 12 pins
- Available A/D Input Channels:
 - 28-pin devices 9 pins
 - 44-pin devices 12 pins

All other features for devices in this family are identical. These are summarized in Table 1-1.


A list of the pin features available on the PIC24FJ64GB004 family devices, sorted by function, is shown in Table 1-2. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of this data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

Features	PIC24FJ32GB002	PIC24FJ64GB002	PIC24FJ32GB004	PIC24FJ64GB004					
Operating Frequency		DC – 3	2 MHz	·					
Program Memory (bytes)	32K	64K	32K	64K					
Program Memory (instructions)	11,008	22,016	11,008	22,016					
Data Memory (bytes)		8,1	92	·					
Interrupt Sources (soft vectors/ NMI traps)		45 (4	1/4)						
I/O Ports	Ports A	and B	Ports A	А, В, С					
Total I/O Pins	1	9	33	3					
Remappable Pins	1	5	2	5					
Timers:									
Total Number (16-bit)		5(*	1)						
32-Bit (from paired 16-bit timers)	2								
Input Capture Channels	5 ⁽¹⁾								
Output Compare/PWM Channels	5 ⁽¹⁾								
Input Change Notification Interrupt	1	9	29						
Serial Communications:									
UART		2(
SPI (3-wire/4-wire)	2 ⁽¹⁾								
l ² C™	2								
Parallel Communications (PMP/PSP)		Ye	S						
JTAG Boundary Scan		Ye	S						
10-Bit Analog-to-Digital Module (input channels)	Ş)	13						
Analog Comparators	3								
CTMU Interface		Ye	S						
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)								
Instruction Set	76 Base I	Addressing Mode V	ariations						
Packages		DIC and SPDIP	44-Pin QFN and TQFP						

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ64GB004 FAMILY

Note 1: Peripherals are accessible through remappable pins.

PIC24FJ64GB004 FAMILY



	Р	in Numbe	r					
Function	28-Pin SPDIP/ SOIC	28-Pin QFN			Input Buffer	Description		
AN0	2	27	19	I	ANA	A/D Analog Inputs.		
AN1	3	28	20	Ι	ANA			
AN2	4	1	21	Ι	ANA			
AN3	5	2	22	Ι	ANA			
AN4	6	3	23	Ι	ANA			
AN5	7	4	24	Ι	ANA			
AN6	_	_	25	I	ANA			
AN7	_	_	26	I	ANA			
AN8	_	_	27	I	ANA			
AN9	26	23	15		ANA			
AN10	25	22	14	I	ANA			
AN11	24	21	11	I	ANA			
AN12	_	_	36	I	ANA			
ASCL1	3	28	20	I/O	I ² C	Alternate I2C1 Synchronous Serial Clock Input/Output.		
ASDA1	2	27	19	I/O	l ² C	Alternate I2C1 Synchronous Serial Data Input/Output.		
AVdd	_	_	17	Р	_	Positive Supply for Analog modules.		
AVss	_	_	16	Р	_	Ground Reference for Analog modules.		
C1INA	7	4	24	Ι	ANA	Comparator 1 Input A.		
C1INB	6	3	23	I	ANA	Comparator 1 Input B.		
C1INC	24	21	11	I	ANA	Comparator 1 Input C.		
C1IND	9	6	30	Ι	ANA	Comparator 1 Input D.		
C2INA	5	2	22	Ι	ANA	Comparator 2 Input A.		
C2INB	4	1	21	I	ANA	Comparator 2 Input B.		
C2INC	12	9	34	Ι	ANA	Comparator 2 Input C.		
C2IND	11	8	33	I	ANA	Comparator 2 Input D.		
C3INA	26	23	15	I	ANA	Comparator 3 Input A.		
C3INB	25	22	14	I	ANA	Comparator 3 Input B.		
C3INC	2	27	19	I	ANA	Comparator 3 Input C.		
C3IND	3	28	20	I	ANA	Comparator 3 Input D.		
CLKI	9	6	30	I	ANA	Main Clock Input Connection.		
CLKO	10	7	31	0	_	System Clock Output.		

TABLE 1-2:	PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS
TADLL 1-2.	FICZ4I J04GB004 I AMILI FINOUT DESCRIFTIONS

TTL = TTL input buffer ANA = Analog level input/output Legend:

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

	Pin Number					
Function	28-Pin SPDIP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description
CN0	12	9	34	I	ST	Interrupt-on-Change Inputs.
CN1	11	8	33	Ι	ST	
CN2	2	27	19	I	ST	
CN3	3	28	20	I	ST	
CN4	4	1	21	I	ST	
CN5	5	2	22	I	ST	
CN6	6	3	23	I	ST	
CN7	7	4	24	I	ST	
CN8	_	_	25	I	ST	
CN9	_	—	26	I	ST	
CN10	_	—	27	Ι	ST	
CN11	26	23	15	Ι	ST	
CN12	25	22	14	I	ST	
CN13	24	21	11	Ι	ST	
CN15	22	19	9	Ι	ST	
CN16	21	18	8	Ι	ST	
CN17	_	—	3	Ι	ST	
CN18	_	—	2	Ι	ST	
CN19	_	—	5	Ι	ST	
CN20	-	_	4	Ι	ST	
CN21	18	15	1	Ι	ST	
CN22	17	14	44	I	ST	
CN23	16	13	43	I	ST	
CN25	-	_	37	Ι	ST	
CN26		—	38	I	ST	
CN27	14	11	41	I	ST	
CN28		_	36	I	ST	
CN29	10	7	31	I	ST	
CN30	9	6	30	I	ST	
CTED1	2	27	19	I	ANA	CTMU External Edge Input 1.
CTED2	3	28	20	I	ANA	CTMU External Edge Input 2.
CVREF	25	22	14	0	_	Comparator Voltage Reference Output.
D+	21	18	8	I/O	_	USB Differential Plus Line (internal transceiver).
D-	22	19	9	I/O	_	USB Differential Minus Line (internal transceiver).
DMH	5	2	22	0		D- External Pull-up Control Output.
DMLN	7	4	24	0	_	D- External Pull-down Control Output.
DPH	4	1	21	0	_	D+ External Pull-up Control Output.
DPLN	6	3	23	0		D+ External Pull-down Control Output.
DISVREG	19	16	6	Ι	ST	Voltage Regulator Disable.
Legend: T	TL = TTL inpu	ut buffer	•		ST =	Schmitt Trigger input buffer

TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

PIC24FJ64GB004 FAMILY

	P	in Numbe	r						
Function	28-Pin SPDIP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description			
INT0	16	13	43	Ι	ST	External Interrupt Input.			
MCLR	1	26	18	Ι	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.			
OSCI	9	6	30	Ι	ANA	Main Oscillator Input Connection.			
OSCO	10	7	31	0	ANA	Main Oscillator Output Connection.			
PGEC1	5	2	22	I/O	ST	In-Circuit Debugger/Emulator/ICSP™ Programming Clock.			
PGED1	4	1	21	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.			
PGEC2	22	19	9	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock.			
PGED2	21	18	8	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.			
PGEC3	3	28	20	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock.			
PGED3	2	27	19	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.			
PMA0	10	7	3	I/O	ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).			
PMA1	12	9	2	I/O	ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).			
PMA2	_		27	0	—	Parallel Master Port Address (Demultiplexed Master modes).			
PMA3			38	0	_				
PMA4	_		37	0	_				
PMA5			4	0	_				
PMA6			5	0	_				
PMA7			13	0	_				
PMA8			32	0	_				
PMA9	_	_	35	0	_				
PMA10	_	_	12	0	_				
PMCS1	9	6	30	I/O	ST/TTL	Parallel Master Port Chip Select 1 Strobe/Address Bit 15.			
PMBE	11	8	36	0	_	Parallel Master Port Byte Enable Strobe.			
PMD0	4	1	21	I/O	ST/TTL	Parallel Master Port Data (Demultiplexed Master mode) or			
PMD1	5	2	22	I/O	ST/TTL	Address/Data (Multiplexed Master modes).			
PMD2	6	3	23	I/O	ST/TTL	1			
PMD3	18	15	1	I/O	ST/TTL	1			
PMD4	17	14	44	I/O	ST/TTL	1			
PMD5	16	13	43	I/O	ST/TTL	1			
PMD6	3	28	20	I/O	ST/TTL	1			
PMD7	2	27	19	I/O	ST/TTL	1			
PMRD	24	21	11	0	_	Parallel Master Port Read Strobe.			
PMWR	7	4	24	0	<u> </u>	Parallel Master Port Write Strobe.			
	TL = TTL inpu			l	от –	Schmitt Trigger input buffer			

TABLE 1-2:	PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer Legend: ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

	Р	in Numbe	r						
Function	28-Pin SPDIP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description			
RA0	2	27	19	I/O	ST	PORTA Digital I/O.			
RA1	3	28	20	I/O	ST				
RA2	9	6	30	I/O	ST				
RA3	10	7	31	I/O	ST				
RA4	12	9	34	I/O	ST				
RA7	_		13	I/O	ST				
RA8	_	_	32	I/O	ST				
RA9	_	_	35	I/O	ST				
RA10	_	_	12	I/O	ST				
RB0	4	1	21	I/O	ST	PORTB Digital I/O.			
RB1	5	2	22	I/O	ST				
RB2	6	3	23	I/O	ST				
RB3	7	4	24	I/O	ST				
RB4	11	8	33	I/O	ST				
RB5	14	11	41	I/O	ST				
RB7	16	13	43	I/O	ST				
RB8	17	14	44	I/O	ST				
RB9	18	15	1	I/O	ST				
RB10	21	18	8	I/O	ST				
RB11	22	19	9	I/O	ST				
RB13	24	21	11	I/O	ST				
RB14	25	22	14	I/O	ST				
RB15	26	23	15	I/O	ST				
RC0	_	_	25	I/O	ST	PORTC Digital I/O.			
RC1	_	_	26	I/O	ST				
RC2	_	_	27	I/O	ST				
RC3	_	_	36	I/O	ST				
RC4	—	—	37	I/O	ST				
RC5	_	_	38	I/O	ST				
RC6	—	—	2	I/O	ST				
RC7	—	—	3	I/O	ST	1			
RC8	—	—	4	I/O	ST]			
RC9	_	—	5	I/O	ST	1			
RCV	18	15	1	Ι	ST	USB Receive Input (from external transceiver).			
REFO	24	21	11	0	—	Reference Clock Output.			
Legend: T	TL = TTL inpu	It buffer			ST =	Schmitt Trigger input buffer			

TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

TABLE 1-2:	PIC24	FJ04GD				ESCRIPTIONS (CONTINUED)			
	Р	in Numbe	r						
Function	28-Pin SPDIP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description			
RP0	4	1	21	I/O	ST	Remappable Peripheral (input or output).			
RP1	5	2	22	I/O	ST				
RP2	6	3	23	I/O	ST				
RP3	7	4	24	I/O	ST				
RP4	11	8	33	I/O	ST				
RP5	2	27	19	I/O	ST				
RP6	3	28	20	I/O	ST				
RP7	16	13	43	I/O	ST				
RP8	17	14	44	I/O	ST				
RP9	18	15	1	I/O	ST				
RP10	21	18	8	I/O	ST				
RP11	22	19	9	I/O	ST				
RP13	24	21	11	I/O	ST				
RP14	25	22	14	I/O	ST				
RP15	26	23	15	I/O	ST				
RP16	_	_	25	I/O	ST				
RP17	—	—	26	I/O	ST				
RP18	—	—	27	I/O	ST				
RP19	_	_	36	I/O	ST				
RP20	_	—	37	I/O	ST				
RP21	_	—	38	I/O	ST				
RP22	_	—	2	I/O	ST	_			
RP23	_	—	3	I/O	ST	_			
RP24	_	—	4	I/O	ST	_			
RP25	_	_	5	I/O	ST				
RTCC	7	4	24	0	—	Real-Time Clock Alarm/Seconds Pulse Output.			
SESSEND	24	21	11	I	ST	USB VBUS Session End Status Input.			
SESSVLD	3	28	20	I	ST	USB VBUS Session Valid Status Input.			
SCL1	17	14	44	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.			
SCL2	7	4	24	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.			
SDA1	18	15	1	I/O	l ² C	I2C1 Data Input/Output.			
SDA2	6	3	23	I/O	l ² C	I2C2 Data Input/Output.			
SOSCI	11	8	33	I	ANA	Secondary Oscillator/Timer1 Clock Input.			
SOSCO	12	9	34	0	ANA	Secondary Oscillator/Timer1 Clock Output.			
T1CK	12	9	34	I	ST	Timer1 Clock Input.			
ТСК	17	14	13	I	ST	JTAG Test Clock/Programming Clock Input.			
TDI	16	13	35	Ι	ST	JTAG Test Data/Programming Data Input.			
TDO	18	15	32	0	—	JTAG Test Data Output.			
TMS	14	11	12	1	ST	JTAG Test Mode Select Input.			
USBID	14	11	41	I	ST	USB OTG ID (OTG mode only).			
USBOEN	17	14	44	0	—	USB Output Enable Control (for external transceiver).			

TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer

ANA = Analog level input/output

ST = Schmitt Trigger input buffer

 $I^2C^{TM} = I^2C/SMBus$ input buffer

F	in Numbe	r			Description		
28-Pin SPDIP/ SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer			
15	12	42	Р	_	USB Voltage, Host mode (5V).		
26	23	15	0	—	USB External VBUS Control Output		
25	22	14	0		USB OTG External Charge Pump Control.		
26	23	15	Ι	ANA	USB OTG Internal Charge Pump Feedback Control.		
2	27	19	I	ST	USB VBUS Valid Status Input.		
20	17	7	Р		External Filter Capacitor Connection (regulator enabled).		
25	22	14	0		USB OTG VBUS PWM/Charge Output.		
13, 28	10, 25	28, 40	Р	_	Positive Supply for Peripheral Digital Logic and I/O Pins.		
20	17	7	Ρ	—	Positive Supply for Microcontroller Core Logic (regulator disabled).		
22	19	9	I/O	ST	USB Differential Minus Input/Output (external transceiver).		
21	18	8	I/O	ST	USB Differential Plus Input/Output (external transceiver).		
3	28	20	I	ANA	A/D and Comparator Reference Voltage (low) Input.		
2	27	19	I	ANA	A/D and Comparator Reference Voltage (high) Input.		
8, 27	5, 24	29, 39	Р	—	Ground Reference for Logic and I/O Pins.		
23	20	10	Р	—	USB Voltage (3.3V).		
	28-Pin SPDIP/ SOIC 15 26 25 26 2 20 25 13, 28 20 25 13, 28 20 22 21 3 22 21 3 2 2 8, 27	28-Pin SPDIP/ SOIC 28-Pin QFN 15 12 26 23 25 22 26 23 25 22 26 23 25 22 26 23 2 27 20 17 25 22 13, 28 10, 25 20 17 22 19 21 18 3 28 2 27 8, 27 5, 24	SPDIP/ SOIC 28-Pin QFN 44-Pin QFN 15 12 42 26 23 15 25 22 14 26 23 15 25 22 14 26 23 15 2 27 19 20 17 7 25 22 14 13, 28 10, 25 28, 40 20 17 7 21 19 9 21 18 8 3 28 20 2 27 19 8, 27 5, 24 29, 39	28-Pin SPDIP/ SOIC 28-Pin QFN 44-Pin QFN/TQFP I/O 15 12 42 P 26 23 15 O 25 22 14 O 26 23 15 I 2 27 19 I 20 17 7 P 25 22 14 O 26 23 15 I 2 27 19 I 20 17 7 P 25 22 14 O 13, 28 10, 25 28, 40 P 20 17 7 P 20 17 7 P 20 17 9 I/O 21 18 8 I/O 3 28 20 I 2 27 19 I 8, 27 5, 24 29, 39 P	28-Pin SPDIP/ SOIC 28-Pin QFN 44-Pin QFN/TQFP I/O Input Buffer 15 12 42 P — 26 23 15 O — 25 22 14 O — 26 23 15 I ANA 2 27 19 I ST 20 17 7 P — 25 22 144 O — 20 17 7 P — 21 10, 25 28, 40 P — 20 17 7 P ST 20 17 7 P ST 21 18 8 I/O ST 3 28 20 I ANA </td		

TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer Legend: ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

FIGURE 2-1:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FJ64GB004 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG/DISVREG and VCAP/VDDCORE pins (PIC24FJ devices only) (see Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

MINIMUM CONNECTIONS C2⁽²⁾ Vdd ŹR1 20 /ss (1) (1) R2 (EN/DIS)VREG MCI R VCAP/VDDCORE C1 Ī C7 PIC24FXXXX VDD Vss C6⁽²⁾⁻ C3(2) Vdd Vss AVDD AVSS 9 /SS

RECOMMENDED

C4(2)

Key (all values are recommendations):

C5⁽²⁾

C1 through C6: 0.1 $\mu\text{F},$ 20V ceramic

C7: 10 µF, 16V tantalum or ceramic

R1: 10 kΩ

R2: 100 Ω to 470 Ω

- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)" for explanation of ENVREG/DISVREG pin connections.
 - 2: The example shown is for a PIC24F device with five VDD/VSs and AVDD/AVSs pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor C1 be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

2.4 Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)

Note:	This section	applies	only	to	PIC24FJ
	devices with a	an on-chip	o volta	ige	regulator.

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:


- For ENVREG, tie to VDD to enable the regulator, or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator, or to VDD to disable the regulator

Refer to **Section 26.2** "**On-Chip Voltage Regulator**" for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR (<5 Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata GRM21BF50J106ZE01 (10 μ F, 6.3V), or equivalent. Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 29.0 "Electrical Characteristics"** for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 29.0 "Electrical Characteristics"** for information on VDD and VDDCORE.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3 or MPLAB REAL ICE[™] emulator.

For more information on the ICD 2, ICD 3 and REAL ICE emulator connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" (DS51331)
- *"Using MPLAB[®] ICD 2"* (poster) (DS51265)
- *"MPLAB[®] ICD 2 Design Advisory" (*DS51566)
- *"Using MPLAB[®] ICD 3"* (poster) (DS51765)
- *"MPLAB[®] ICD 3 Design Advisory"* (DS51764)
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" (DS51616)
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) (DS51749)

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).


The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-4.

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-4: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE emulator, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE emulator is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

3.0 CPU

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not												
	•												
	intended to be a comprehensive reference												
	source. For more information, refer to the												
	"PIC24F Family Reference Manual",												
	Section 2. "CPU" (DS39703).												

The PIC24F CPU has a 16-bit (data), modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported either directly or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete, but are interruptible at any cycle boundary.


The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.

3.1 **Programmer's Model**

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory mapped.

PIC24FJ64GB004 FAMILY







TABLE 3-1: CPU CORE REGISTERS

Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register

FIGURE 3-2: PROGRAMMER'S MODEL



PIC24FJ64GB004 FAMILY

3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0							
_	—	—	_	—		_	DC							
bit 15	· · · · · · · · · · · · · · · · · · ·						bit 8							
R/W-0 ⁽		R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0							
IPL2 ⁽²⁾) IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С							
bit 7							bit 0							
Legend:														
R = Read	able bit	W = Writable b	pit	U = Unimplen	nented bit, read	l as '0'								
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown							
			_											
bit 15-9	-	ted: Read as '0												
bit 8		f Carry/Borrow b				1 1 · · · / c								
		out from the 4th lesult occurred	ow-order bit (for byte-sized da	ata) or 8th low-o	order bit (for wo	ord-sized data)							
			t occurred It from the 4th or 8th low-order bit of the result has occurred											
bit 7-5	•	PU Interrupt Prio												
		111 = CPU interrupt priority level is 7 (15); user interrupts disabled												
		110 = CPU interrupt priority level is 6 (14)												
		101 = CPU interrupt priority level is 5 (13)												
		100 = CPU interrupt priority level is 4 (12) 011 = CPU interrupt priority level is 3 (11)												
		nterrupt priority h												
		nterrupt priority l												
	000 = CPU ir	nterrupt priority l	evel is 0 (8)											
bit 4	RA: REPEAT	Loop Active bit												
		1 = REPEAT loop in progress												
		oop not in progr	ess											
bit 3	N: ALU Nega													
	1 = Result wa	as negative as non-negative	(zero or posi	tive)										
bit 2	OV: ALU Ove			uve)										
5112			ned (2's com	plement) arithm	etic in this arith	metic operatio	n							
		 1 = Overflow occurred for signed (2's complement) arithmetic in this arithmetic operation 0 = No overflow has occurred 												
bit 1	Z: ALU Zero	bit												
		tion which effect												
		= The most recent operation which effects the Z bit has cleared it (i.e., a non-zero result)												
bit 0	C: ALU Carry		0	1. C.I										
		ut from the Most out from the Mos												
•• · ·	-		C C											
Note 1:	The IPL Status bi	-		-	-									
2:	The IPL Status bi Level (IPL). The					n the CPU Inte	errupt Priority							
		value in pareilli			II LJ - ⊥.									

REGISTER 3-2:	CORCON: CPU CONTROL REGISTER

Legend:		C = Clearable					
bit 7							bit 0
_	_	—	_	IPL3 ⁽¹⁾	PSV	—	_
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
bit 15							bit 8
—	—	_		—	_	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space visible in data space
	0 = Program space not visible in data space
bit 1-0	Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.3.2 DIVIDER

The divide block supports signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided below in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic Shift Right Source Register by One or More Bits.
SL	Shift Left Source Register by One or More Bits.
LSR	Logical Shift Right Source Register by One or More Bits.

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and busses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 **Program Address Space**


The program address memory space of the PIC24FJ64GB004 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in **Section 4.3 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FJ64GB004 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ64GB004 FAMILY DEVICES



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.

4.1.3 FLASH CONFIGURATION WORDS


In PIC24FJ64GB004 family devices, the top four words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration registers. The addresses of the Flash Configuration Word for devices in the PIC24FJ64GB004 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words do not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in **Section 26.1** "**Configuration Bits**".

TABLE 4-1: FLASH CONFIGURATION WORDS FOR PIC24FJ64GB004 FAMILY DEVICES

Device	Program Memory (Words)	Configuration Word Addresses
PIC24FJ32GB0	11,008	0057F8h: 0057FEh
PIC24FJ64GB0	22,016	00ABF8h: 00ABFEh

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION




4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the program space visibility area (see **Section 4.3.3 "Reading Data from Program Memory Using Program Space Visibility"**). PIC24FJ64GB004 family devices implement a total of 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.



4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with $PIC^{\textcircled{B}}$ devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word which contains the byte using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A Sign-Extend (SE) instruction is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is indirectly addressable. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

4.2.4 SFR SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where SFRs are actually implemented, is shown in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-27.

			SF	R Space Addr	ess			
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0
000h		Core		ICN				
100h	Tir	mers	Ca	pture			_	
200h	I ² C™	UART	SPI	_	_			C
300h	A/D	A/D/CTMU	—		_	_		_
400h			—			USB		—
500h			—		_	_		—
600h	PMP	RTCC	CRC/Comp	Comparators		PPS		_
700h			System/DS	NVM/PMD				_

TABLE 4-2:IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block

TABLE 4-3: CPU CORE REGISTERS MAP

IADLE	4-3.			EGISTE														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working I	Register 0								0000
WREG1	0002								Working I	Register 1								0000
WREG2	0004								Working I	Register 2								0000
WREG3	0006								Working I	Register 3								0000
WREG4	8000		Working Register 4												0000			
WREG5	000A		Working Register 5													0000		
WREG6	000C		Working Register 6													0000		
WREG7	000E		Working Register 7												0000			
WREG8	0010		Working Register 8													0000		
WREG9	0012								Working I	Register 9								0000
WREG10	0014								Working R	Register 10								0000
WREG11	0016								Working F	Register 11								0000
WREG12	0018								Working F	Register 12								0000
WREG13	001A								Working F	Register 13								0000
WREG14	001C								Working F	Register 14								0000
WREG15	001E								Working F	Register 15								0800
SPLIM	0020							Stack	Pointer Lin	nit Value Re	gister							xxxx
PCL	002E							Progra	m Counter I	Low Word F	Register							0000
PCH	0030	_			_	—	_	_				Progra	m Counter	Register Hi	gh Byte			0000
TBLPAG	0032	_			_	—	_	_				Table N	lemory Pag	e Address	Register			0000
PSVPAG	0034	_	—	_	_	—	_	—	—		Р	rogram Spa	ace Visibility	/ Page Add	ress Registe	er		0000
RCOUNT	0036							Rep	eat Loop C	ounter Reg	ister							xxxx
SR	0042	—		_	_	—	_	_	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	—	—	—	_	—	_	—	—	_	—	—	—	IPL3	PSV	—	—	0000
DISICNT	0052	_	—						Disabl	e Interrupts	Counter R	egister						xxxx

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: ICN REGISTER MAP

F Na	-	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CN	EN1	0060	CN15IE	—	CN13IE	CN12IE	CN11IE	CN10IE ⁽¹⁾	CN9IE ⁽¹⁾	CN8IE ⁽¹⁾	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CN	EN2	0062	-	CN30IE	CN29IE	CN28IE ⁽¹⁾	CN27IE	CN26IE ⁽¹⁾	CN25IE ⁽¹⁾	_	CN23IE	CN22IE	CN21IE	CN20IE ⁽¹⁾	CN19IE ⁽¹⁾	CN18IE ⁽¹⁾	CN17IE ⁽¹⁾	CN16IE	0000
CN	PU1	0068	CN15PUE	_	CN13PUE	CN12PUE	CN11PUE	CN10PUE ⁽¹⁾	CN9PUE ⁽¹⁾	CN8PUE ⁽¹⁾	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CN	PU2	006A	_	CN30PUE	CN29PUE	CN28PUE ⁽¹⁾	CN27PUE	CN26PUE ⁽¹⁾	CN25PUE ⁽¹⁾	—	CN23PUE	CN22PUE	CN21PUE	CN20PUE ⁽¹⁾	CN19PUE ⁽¹⁾	CN18PUE ⁽¹⁾	CN17PUE ⁽¹⁾	CN16PUE	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Unimplemented in 28-pin devices; read as '0'.

IABLE	- -J.			CONT				AF										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
INTCON1	0080	NSTDIS	_	-	—	-	_	—	-		—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	—	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF			—	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_	-	PMPIF	—	_	_	OC5IF		IC5IF	IC4IF	IC3IF	-	-		SPI2IF	SPF2IF	0000
IFS3	008A	_	RTCIF	_	_	_	_	_	—	_	—	_	_	_	MI2C2IF	SI2C2IF	_	0000
IFS4	008C	_	_	CTMUIF	_	_	_	_	LVDIF	_	—	_	_	CRCIF	U2ERIF	U1ERIF	_	0000
IFS5	008E	_	-		—	_	_	—			USB1IF	—	-	-		-	_	0000
IEC0	0094	_	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	—	_	—	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	—	_	PMPIE	_	_	_	OC5IE	_	IC5IE	IC4IE	IC3IE	_	_	—	SPI2IE	SPF2IE	0000
IEC3	009A	_	RTCIE	_	_	_	_	_	—	_	—	_	_	_	MI2C2IE	SI2C2IE	_	0000
IEC4	009C	_	_	CTMUIE	_	_	_	_	LVDIE	_	—	_	_	CRCIE	U2ERIE	U1ERIE	_	0000
IEC5	009E	—	_	_	_	_	_	_	_	_	USB1IE	_	_	_	_	_	-	000
IPC0	00A4	_	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6	_	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0		IC2IP2	IC2IP1	IC2IP0	_	_	_	_	4440
IPC2	00A8	—	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA	_	_	_	_	_	_	_	—	_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	004
IPC4	00AC	_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	444
IPC5	00AE	—	_	_	_	_	_	_	_	_	—	_	_	_	INT1IP2	INT1IP1	INT1IP0	000
IPC6	00B0	_	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	_	OC3IP2	OC3IP1	OC3IP0	_	—	_	_	4440
IPC7	00B2	_	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0		INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0	444
IPC8	00B4	—	_	_	_	_	_	_	_	_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0	004
IPC9	00B6	_	IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0	_	—	_	_	4440
IPC10	00B8	_			_		_	_			OC5IP2	OC5IP1	OC5IP0	_	_	_	_	0040
IPC11	00BA	—	_	_	—	_	—	_	_	_	PMPIP2	PMPIP1	PMPIP0	_	—	—	_	004
IPC12	00BC	_	_	_	—	_	MI2C2IP2	MI2C2IP1	MI2C2IP0		SI2C2IP2	SI2C2IP1	SI2C2IP0	_		_	_	0440
IPC15	00C2	_	_	_	—	_	RTCIP2	RTCIP1	RTCIP0		_	_		_		_	_	0400
IPC16	00C4	—	CRCIP2	CRCIP1	CRCIP0	_	U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_	—	—	_	4440
IPC18	00C8	_	-	—	—	_	_	—	_		_	_	—	_	LVDIP2	LVDIP1	LVDIP0	0004
IPC19	00CA	_		—	_	_	—	_	_		CTMUIP2	CTMUIP1	CTMUIP0	_	_	_	_	0040
IPC21	00CE	_		—	_		USB1IP2	USB1IP1	USB1IP0		_	_	—	_	_	—	_	0400
INTTREG	00E0	CPUIRQ	_	VHOLD	_	ILR3	ILR2	ILR1	ILR0	_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	000

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-6:	TIMER REGISTER MAP
------------	--------------------

Ś
τú
9
Q
4
0
ω
∽
8
<u></u>
e
Û
ω
4

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100	Timer1 Register														0000		
PR1	0102	Timer1 Period Register														FFFF		
T1CON	0104	TON - TSIDL TGATE TCKPS1 TCKPS0 - TSYNC TCS -											_	0000				
TMR2	0106	Timer2 Register														0000		
TMR3HLD	0108	Timer3 Holding Register (for 32-bit timer operations only)														0000		
TMR3	010A	Timer3 Register														0000		
PR2	010C	Timer2 Period Register													FFFF			
PR3	010E	Timer3 Period Register													FFFF			
T2CON	0110	TON	—	TSIDL	_	—	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114	Timer4 Register													0000			
TMR5HLD	0116	Timer5 Holding Register (for 32-bit operations only)													0000			
TMR5	0118	Timer5 Register													0000			
PR4	011A	Timer4 Period Register													FFFF			
PR5	011C	Timer5 Period Register													FFFF			
T4CON	011E	TON	—	TSIDL	—	—	—	_	—	—	TGATE	TCKPS1	TCKPS0	T32	_	TCS	—	0000
T5CON	0120	TON	-	TSIDL	_	_	_	—	_	_	TGATE	TCKPS1	TCKPS0	-	—	TCS	_	0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All

TABLE 4-7: INPUT CAPTURE REGISTER MAP

0
2009
Microchip
Technology
Inc.

Ð
_
9
-
\leq

J

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140	—	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	—			—		_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144								Input Capt	ture 1 Buffe	er Register							0000
IC1TMR	0146								Timer	Value 1 Re	egister							xxxx
IC2CON1	0148	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	014A	—			—		_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	014C								Input Capt	ture 2 Buffe	er Register							0000
IC2TMR	014E								Timer	Value 2 Re	egister							xxxx
IC3CON1	0150	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	—			—		_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154								Input Capt	ture 3 Buffe	er Register							0000
IC3TMR	0156				-				Timer	Value 3 Re	egister							xxxx
IC4CON1	0158	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A	—	—	_	—	—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	015C								Input Cap	ture 4 Buffe	er Register							0000
IC4TMR	015E								Timer	Value 4 Re	egister							xxxx
IC5CON1	0160	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5CON2	0162	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC5BUF	0164								Input Cap	ture 5 Buffe	er Register							0000
IC5TMR	0166								Timer	Value 5 Re	egister							xxxx

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0190	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0192	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0194							0	utput Compa	are 1 Second	ary Register							0000
OC1R	0196								Output C	Compare 1 R	egister							0000
OC1TMR	0198								Timer	Value 1 Reg	ister							xxxx
OC2CON1	019A			OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC2CON2	019C	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	019E							0	utput Compa	are 2 Second	ary Register							0000
OC2R	01A0								Output C	Compare 2 R	egister							0000
OC2TMR	01A2								Timer	Value 2 Reg	ister							xxxx
OC3CON1	01A4			OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC3CON2	01A6	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC3RS	01A8							0	utput Compa	are 3 Second	lary Register							0000
OC3R	01AA								Output C	Compare 3 R	egister							0000
OC3TMR	01AC								Timer	Value 3 Reg	ister							xxxx
OC4CON1	01AE	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC4CON2	01B0	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC4RS	01B2							0	utput Compa	are 4 Second	lary Register							0000
OC4R	01B4								Output C	Compare 4 R	egister							0000
OC4TMR	01B6								Timer	Value 4 Reg	ister							xxxx
OC5CON1	01B8	Ι		OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC5CON2	01BA	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC5RS	01BC							0	utput Compa	are 5 Second	ary Register							0000
OC5R	01BE								Output C	Compare 5 R	egister							0000
OC5TMR	01C0								Timer	Value 5 Reg	ister							xxxx

TABLE 4-9: I²C[™] REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_	_		_	_	_	_	_				Receive	Register				0000
I2C1TRN	0202	_	-	_	—		_	_	_				Transmit	Register				OOFF
I2C1BRG	0204	—	_	_	—	_	_	—				Baud Rat	e Generato	r Register				0000
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	—		BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
I2C1ADD	020A	_	_	_	—	_	_		Address Register									0000
I2C1MSK	020C	_	_	_	—	_	_					Address Ma	isk Registe	r				0000
I2C2RCV	0210	—		_	_		_	_	_				Receive	Register				0000
I2C2TRN	0212	_		_	_		_	_	_				Transmit	Register				OOFF
I2C2BRG	0214	—		_	_		_	_				Baud Rat	e Generato	r Register				0000
I2C2CON	0216	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	_	—	-	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
I2C2ADD	021A	—	_	_	—	—	_	Address Register										0000
I2C2MSK	021C	_	_	—	_	_		Address Mask Register										

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: UART REGISTER MAPS

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000		
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
U1TXREG	0224	—		_	_	—	—	_				Tran	smit Regist	er				xxxx		
U1RXREG	0226	—	_	—	_	—	—	—												
U1BRG	0228							Baud Ra	Baud Rate Generator Prescaler Register											
U2MODE	0230	UARTEN		USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000		
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
U2TXREG	0234	_	_	_	_	_	_	_				Tran	smit Regist	er				xxxx		
U2RXREG	0236	—	_	—	_	_	_	_				Rec	eive Registe	er				0000		
U2BRG	0238							Baud Ra	ate Genera	tor Prescaler	Register							0000		

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN		SPISIDL		—	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI1BUF	0248							Tra	ansmit and F	Receive Bu	ffer							0000
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI2BUF	0268							Tra	ansmit and F	Receive Bu	ffer							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: PORTA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10 ⁽¹⁾	Bit 9 ⁽¹⁾	Bit 8 ⁽¹⁾	Bit 7 ⁽¹⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit2	Bit 1	Bit 0	All Resets
TRISA	02C0	_	_		_	_	TRISA10	TRISA9	TRISA8	TRISA7	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	079F
PORTA	02C2	_		_	_	—	RA10	RA9	RA8	RA7	_	_	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	-		_	_	—	LATA10	LATA9	LATA8	LATA7	_	_	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6	_	_	_	_	_	ODA10	ODA9	ODA8	ODA7	_	_	ODA4	ODA3	ODA2	ODA1	ODA0	0000

224FJ64GB004 FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 44-pin devices.

Note 1: Bits are unimplemented in 28-pin devices; read as '0'.

TABLE 4-13: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	_	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	_	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	EFBF
PORTB	02CA	RB15	RB14	RB13	_	RB11	RB10	RB9	RB8	RB7	—	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	_	LATB11	LATB10	LATB9	LATB8	LATB7	—	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	02CE	ODB15	ODB14	ODB13	_	ODB11	ODB10	ODB9	ODB8	ODB7	_	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: PORTC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 ⁽¹⁾	Bit 8 ⁽¹⁾	Bit 7 ⁽¹⁾	Bit 6 ⁽¹⁾	Bit 5 ⁽¹⁾	Bit 4 ⁽¹⁾	Bit 3 ⁽¹⁾	Bit 2 ⁽¹⁾	Bit 1 ⁽²⁽¹⁾	Bit 0 ⁽¹⁾	All Resets
TRISC	02D0	_	_	_	_	_	_	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF
PORTC	02D2		-	_	-		—	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx
LATC	02D4		_	_	_		—	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx
ODCC	02D6	_	_	_	_	_	_	ODC9	ODC8	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 44-pin devices.

Note 1: Bits are unimplemented in 28-pin devices; read as '0'.

TABLE 4-15: PAD CONFIGURATION REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC	_	_	_	_	-	_	_	_	-	_	_	_	_	RTSECSEL1	RTSECSEL0	PMPTTL	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-16: ADC REGISTER MAP

TADLE 4-	10.																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Dat	a Buffer 0								xxxx
ADC1BUF1	0302								ADC Dat	a Buffer 1								xxxx
ADC1BUF2	0304								ADC Dat	a Buffer 2								xxxx
ADC1BUF3	0306								ADC Dat	ta Buffer 3								xxxx
ADC1BUF4	0308								ADC Dat	ta Buffer 4								xxxx
ADC1BUF5	030A								ADC Dat	a Buffer 5								xxxx
ADC1BUF6	030C								ADC Dat	ta Buffer 6								xxxx
ADC1BUF7	030E								ADC Dat	a Buffer 7								xxxx
ADC1BUF8	0310								ADC Dat	a Buffer 8								xxxx
ADC1BUF9	0312								ADC Dat	ta Buffer 9								xxxx
ADC1BUFA	0314								ADC Data	a Buffer 10								xxxx
ADC1BUFB	0316								ADC Data	a Buffer 11								xxxx
ADC1BUFC	0318								ADC Data	a Buffer 12								xxxx
ADC1BUFD	031A								ADC Data	a Buffer 13								xxxx
ADC1BUFE	031C								ADC Data	a Buffer 14								xxxx
ADC1BUFF	031E								ADC Data	a Buffer 15						•	1	xxxx
AD1CON1	0320	ADON	_	ADSIDL		_	_	FORM1	FORM0	SSRC2	SSRC1	SSRC0	—	—	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	r	_	CSCNA		—	BUFS		SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0324	ADRC	r	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0328	CH0NB		—	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0				CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1PCFG	032C	PCFG15	PCFG14	PCFG13	PCFG12 ⁽¹⁾	PCFG11	PCFG10	PCFG9		PCFG7 ⁽¹⁾		PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	CSSL15	CSSL14	CSSL13	CSSL12 ⁽¹⁾	CSSL11	CSSL10	CSSL9	CSSL8 ⁽¹⁾	CSSL7 ⁽¹⁾	CSSL6 ⁽¹⁾	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000

Legend: — = unimplemented, read as '0', r = reserved, maintain as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

TABLE 4-17: CTMU REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON	033C	CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	0000
CTMUICON	033E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	_	_	_	—	-	_	—	—	0000

PIC24FJ64GB004 FAMILY

TABLE 4-18: USB OTG REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U10TGIR	0480	_	—	—	—	—	—	—	—	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	-	VBUSVDIF	0000
U10TGIE	0482	_	—	_	_	_	_	_	_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	0000
U10TGSTAT	0484	_	_	_	-	_	_	_	_	ID	_	LSTATE	—	SESVD	SESEND	_	VBUSVD	0000
U10TGCON	0486	_	_	_	-	_	—	_	-	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000
U1PWRC	0488	_	_	_	_	_	—	_	_	UACTPND	_	—	USLPGRD	_	_	USUSPND	USBPWR	0000
U1IR	048A ⁽¹⁾	_	_	_	_	_	_	_	_	STALLIF		RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
		—	_	—	_	_	—	—	_	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF ⁽¹⁾	0000
U1IE	048C ⁽¹⁾	—	—	—	_	_	—	—	—	STALLIE	_	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000
		_	_	_	_	_	_	_	_	STALLIE	ATTACHIE ⁽¹⁾	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	DETACHIE ⁽¹⁾	0000
U1EIR	048E ⁽¹⁾	—	_	—	_	_	—	—	_	BTSEF	-	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	0000
		—	—	—	_	_	—	—	—	BTSEF	_	DMAEF	BTOEF	DFN8EF	CRC16EF	EOFEF ⁽¹⁾	PIDEF	0000
U1EIE	0490 ⁽¹⁾	—		—	_	_	—	—	—	BTSEE		DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE	0000
		_	_	_	—	_	—	—	—	BTSEE	_	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE ⁽¹⁾	PIDEE	0000
U1STAT	0492	—		—	—	_	—	—	—	ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI	_	—	0000
U1CON	0494 ⁽¹⁾	—		—	—	_	—	—	—	—	SE0	PKTDIS	—	HOSTEN	RESUME	PPBRST	USBEN	0000
		_	_	_	—	_	—	—	—	JSTATE ⁽¹⁾	SE0	TOKBUSY ⁽¹⁾	USBRST	HOSTEN	RESUME	PPBRST	SOFEN ⁽¹⁾	0000
U1ADDR	0496	_	—	_	—	—	—	_	—	LSPDEN ⁽¹⁾		l	JSB Device Add	dress (DEVAD	DR) Register			0000
U1BDTP1	0498	_	—	_	—	—	—	_	—			Buffer Descriptor	Table Base Ade	dress Registe	r		—	0000
U1FRML	049A	_	—	_	—	—	—	—	—			Fi	rame Count Reg	jister Low Byte	Э			0000
U1FRMH	049C	_	—	_	—	—	—	_	—			Fr	ame Count Reg	ister High Byt	e			0000
U1TOK ⁽²⁾	049E	_	—	_	—	—	—	_	—	PID3	PID2	PID1	PID0	EP3	EP2	EP1	EP0	0000
U1SOF ⁽²⁾	04A0	_	—	_	—		—	_	—			S	tart-Of-Frame C	ount Register				0000
U1CNFG1	04A6	_	—	_	—	_	—	_	—	UTEYE	UOEMON	_	USBSIDL	_	_	PPB1	PPB0	0000
U1CNFG2	04A8	_	_	_	_	_	_	_	-	-	_	UVCMPSEL	PUVBUS	EXTI2CEN	UVBUSDIS	UVCMPDIS	UTRDIS	0000

PIC24FJ64GB004 FAMILY

1: Alternate register or bit definitions when the module is operating in Host mode. Note

2: This register is available in Host mode only.

TABLE 4-18: USB OTG REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1EP0	04AA	_	—	_	_	_	_	—	—	LSPD ⁽¹⁾	RETRYDIS ⁽¹⁾	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP1	04AC	_	_	_	-	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP2	04AE	—	—	_	-	_	_	_	_	_	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP3	04B0	_	_	_	-	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP4	04B2	_	—	-	-	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP5	04B4	_	—	—	—	_	_	_	_	_	—	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP6	04B6	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP7	04B8	_	_	_	-	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP8	04BA	_	_	—	—	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP9	04BC	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP10	04BE	_	_	_	-	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP11	04C0	_	—	—	—	_	_	_	_	_	—	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP12	04C2	_	_	_	-	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP13	04C4	_	_	_	-	_	_	_	_	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP14	04C6	_	—	—	—	_		—	—	-	—	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP15	04C8	_	_	_	_	_		_	—	_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1PWMRRS	04CC		U	SB Power	Supply PV	VM Duty C	ycle Regi	ster				USB P	ower Supply PV	VM Period Re	gister			0000
U1PWMCON	04CE	PWMEN	—	—	_	_	_	PWMPOL	CNTEN	_	—	—	-	_	_	—	—	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Alternate register or bit definitions when the module is operating in Host mode.

2: This register is available in Host mode only.

TABLE 4-19: PARALLEL MASTER/SLAVE PORT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN	—	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP		CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0	WAITB1	WAITB0	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1	WAITE0	0000
PMADDR	0604	_	CS1	_	_	_	ADDR10(1)	ADDR9(1)	ADDR8 ⁽¹⁾	ADDR7 ⁽¹⁾	ADDR6(1)	ADDR5 ⁽¹⁾	ADDR4 ⁽¹⁾	ADDR3 ⁽¹⁾	ADDR2 ⁽¹⁾	ADDR1	ADDR0	0000
PMDOUT1							Pa	rallel Port D	ata Out Re	gister 1 (Buf	fers 0 and 1)						0000
PMDOUT2	0606						Pa	rallel Port D	ata Out Re	gister 2 (Buf	fers 2 and 3	6)						0000
PMDIN1	0608						P	arallel Port I	Data In Reg	ister 1 (Buff	ers 0 and 1)							0000
PMDIN2	060A						P	arallel Port I	Data In Reg	ister 2 (Buff	ers 2 and 3)							0000
PMAEN	060C	_	PTEN14	_	_	_	PTEN10 ⁽¹⁾	PTEN9 ⁽¹⁾	PTEN8 ⁽¹⁾	PTEN7 ⁽¹⁾	PTEN6 ⁽¹⁾	PTEN5 ⁽¹⁾	PTEN4 ⁽¹⁾	PTEN3 ⁽¹⁾	PTEN2 ⁽¹⁾	PTEN1	PTEN0	0000
PMSTAT	060E	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	—	-	OB3E	OB2E	OB1E	OB0E	0000

PIC24FJ64GB004 FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

TABLE 4-20: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620		Alarm Value Register Window Based on ALRMPTR<1:0>															xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC	Value Regist	er Window Ba	sed on RT	CPTR<1:0>							xxxx
RCFGCAL	0626	RTCEN		RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	xxxx
Lanandi		the state of the			.1		dia attanta											

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: CRC REGISTER MAP

Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
0640	CRCEN	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	_	_	_	0000
0642	_	_	_	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0	_	_	_	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0	0000
0644	X15	X14	X13	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1	_	0000
0646	X31	X30	X29	X28	X27	X26	X25	X24	X23	X22	X21	X20	X19	X19	X17	X16	0000
0648							CRC	Data Input F	Register Low	/ Word							xxxx
064A							CRC	Data Input R	egister High	n Word							xxxx
064C							CR	C Result Re	gister Low V	Vord							xxxx
064E							CR	C Result Reg	gister High \	Nord							xxxx
	0640 0642 0644 0646 0648 064A 064A	Addr Bit 15 0640 CRCEN 0642 — 0644 X15 0646 X31 0648	Addr Bit 15 Bit 14 0640 CRCEN — 0642 — — 0644 X15 X14 0646 X31 X30 0648 — — 0644 — — 0645 — —	Addr Bit 15 Bit 14 Bit 13 0640 CRCEN — CSIDL 0642 — — — 0644 X15 X14 X13 0646 X31 X30 X29 0648 — — — 0644 — — — 0648 — — — 0644 — — — 0648 — — — 0646 — — —	Addr Bit 15 Bit 14 Bit 13 Bit 12 0640 CRCEN — CSIDL VWORD4 0642 — — DWIDTH4 0644 X15 X14 X13 X12 0646 X31 X30 X29 X28 0648	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0640 CRCEN — CSIDL VWORD4 VWORD3 0642 — — DWIDTH4 DWIDTH3 0644 X15 X14 X13 X12 X11 0646 X31 X30 X29 X28 X27 0648 — — — — — — 064C — — — — — — — — — — — — …	0640 CRCEN — CSIDL VWORD4 VWORD3 VWORD2 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 0644 X15 X14 X13 X12 X11 X10 0646 X31 X30 X29 X28 X27 X26 0648 — — — — — — — — — — — — — — — — … <td>0640 CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 0644 X15 X14 X13 X12 X11 X10 X9 0646 X31 X30 X29 X28 X27 X26 X25 0648 — — — — — — CRC 0644 — — — — — — CRC 0646 — — — — — — — — — — — …</td> <td>0640 CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 0644 X15 X14 X13 X12 X11 X10 X9 X8 0646 X31 X30 X29 X28 X27 X26 X25 X24 0648 — — — — — CRC Data Input R 0646 331 X30 X29 X28 X27 X26 X25 X24 0648 — — — — — — CRC Data Input R 0646 G64A — — — — — — — — — — — — — — — — — — — … — … — … … … … … …</td> <td>0640 CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 0648 — — — CRC Data Input Register Low CRC Data Input Register Low CRC Data Input Register Low CRC Result Register Low CRC Data Input Register Low CRC Result R</td> <td>Odda CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT 0640 CRCEN — — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — — 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X22 0648 </td> <td>Odd CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL 0640 Cm — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — …</td> <td>Odd CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL CRCGO 0640 Cm — — — DWIDTH4 DWIDTH3 DWIDTH1 DWIDTH0 — — — PLEN4 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X22 X21 X20 0648 </td> <td>Odd CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL CRCGO LENDIAN 0640 C — — — DWIDTH4 DWIDTH3 DWIDTH1 DWIDTH0 — — — PLEN4 PLEN3 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X22 X21 X20 X19 0648 </td> <td>OddCRCEN—CSIDLVWORD4VWORD3VWORD2VWORD1VWORD0CRCFULCRCMPTCRCISELCRCGOLENDIAN—0642————DWIDTH4DWIDTH3DWIDTH2DWIDTH1DWIDTH0———PLEN4PLEN3PLEN20644X15X14X13X12X11X10X9X8X7X6X5X4X3X20646X31X30X29X28X27X26X25X24X23X22X21X20X19X19064806440646CRC UX19X1906480646<!--</td--><td>Odd CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL CRCGO LENDIAN — — 0640 CRCEN — — OWDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — — PLEN4 PLEN3 PLEN2 PLEN1 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X21 X10 X19 X17 0648 LENV LEVV CRCV Data Input Register Low Word LEVV X19 X19 X19 X17 0644 LEVV LEVV LEVV LEVV LEVV LEVV LEVV LEVVV LEVVV LEVVV</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00640CRCEN-CSIDLVWORD4VWORD3VWORD2VWORD0CRCFULCRCMPTCRCISELCRCG0LENDIAN0642DWIDTH4DWIDTH3DWIDTH2DWIDTH1DWIDTH0PLEN4PLEN3PLEN2PLEN1PLEN00644X15X14X13X12X11X10X9X8X7X6X5X4X3X2X1-0646X31X30X29X28X27X26X25X24X23X22X21X00X19X19X17X160648CRC Data Input Rejister Low WordCRC Data Input Rejister Low WordVVVVV0640CRC Data Input Rejister Low WordVVVVVV0640CRC Data Input Rejister Low WordVVVVVV0640CRC Data Input Rejister Low WordVVVVV06400640</td></td>	0640 CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 0644 X15 X14 X13 X12 X11 X10 X9 0646 X31 X30 X29 X28 X27 X26 X25 0648 — — — — — — CRC 0644 — — — — — — CRC 0646 — — — — — — — — — — — …	0640 CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 0644 X15 X14 X13 X12 X11 X10 X9 X8 0646 X31 X30 X29 X28 X27 X26 X25 X24 0648 — — — — — CRC Data Input R 0646 331 X30 X29 X28 X27 X26 X25 X24 0648 — — — — — — CRC Data Input R 0646 G64A — — — — — — — — — — — — — — — — — — — … — … — … … … … … …	0640 CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 0648 — — — CRC Data Input Register Low CRC Data Input Register Low CRC Data Input Register Low CRC Result Register Low CRC Data Input Register Low CRC Result R	Odda CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT 0640 CRCEN — — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT 0642 — — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — — 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X22 0648	Odd CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL 0640 Cm — — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — …	Odd CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL CRCGO 0640 Cm — — — DWIDTH4 DWIDTH3 DWIDTH1 DWIDTH0 — — — PLEN4 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X22 X21 X20 0648	Odd CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL CRCGO LENDIAN 0640 C — — — DWIDTH4 DWIDTH3 DWIDTH1 DWIDTH0 — — — PLEN4 PLEN3 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X22 X21 X20 X19 0648	OddCRCEN—CSIDLVWORD4VWORD3VWORD2VWORD1VWORD0CRCFULCRCMPTCRCISELCRCGOLENDIAN—0642————DWIDTH4DWIDTH3DWIDTH2DWIDTH1DWIDTH0———PLEN4PLEN3PLEN20644X15X14X13X12X11X10X9X8X7X6X5X4X3X20646X31X30X29X28X27X26X25X24X23X22X21X20X19X19064806440646CRC UX19X1906480646 </td <td>Odd CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL CRCGO LENDIAN — — 0640 CRCEN — — OWDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — — PLEN4 PLEN3 PLEN2 PLEN1 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X21 X10 X19 X17 0648 LENV LEVV CRCV Data Input Register Low Word LEVV X19 X19 X19 X17 0644 LEVV LEVV LEVV LEVV LEVV LEVV LEVV LEVVV LEVVV LEVVV</td> <td>AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00640CRCEN-CSIDLVWORD4VWORD3VWORD2VWORD0CRCFULCRCMPTCRCISELCRCG0LENDIAN0642DWIDTH4DWIDTH3DWIDTH2DWIDTH1DWIDTH0PLEN4PLEN3PLEN2PLEN1PLEN00644X15X14X13X12X11X10X9X8X7X6X5X4X3X2X1-0646X31X30X29X28X27X26X25X24X23X22X21X00X19X19X17X160648CRC Data Input Rejister Low WordCRC Data Input Rejister Low WordVVVVV0640CRC Data Input Rejister Low WordVVVVVV0640CRC Data Input Rejister Low WordVVVVVV0640CRC Data Input Rejister Low WordVVVVV06400640</td>	Odd CRCEN — CSIDL VWORD4 VWORD3 VWORD2 VWORD1 VWORD0 CRCFUL CRCMPT CRCISEL CRCGO LENDIAN — — 0640 CRCEN — — OWDTH4 DWIDTH3 DWIDTH2 DWIDTH1 DWIDTH0 — — PLEN4 PLEN3 PLEN2 PLEN1 0644 X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 0646 X31 X30 X29 X28 X27 X26 X25 X24 X23 X21 X10 X19 X17 0648 LENV LEVV CRCV Data Input Register Low Word LEVV X19 X19 X19 X17 0644 LEVV LEVV LEVV LEVV LEVV LEVV LEVV LEVVV LEVVV LEVVV	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 00640CRCEN-CSIDLVWORD4VWORD3VWORD2VWORD0CRCFULCRCMPTCRCISELCRCG0LENDIAN0642DWIDTH4DWIDTH3DWIDTH2DWIDTH1DWIDTH0PLEN4PLEN3PLEN2PLEN1PLEN00644X15X14X13X12X11X10X9X8X7X6X5X4X3X2X1-0646X31X30X29X28X27X26X25X24X23X22X21X00X19X19X17X160648CRC Data Input Rejister Low WordCRC Data Input Rejister Low WordVVVVV0640CRC Data Input Rejister Low WordVVVVVV0640CRC Data Input Rejister Low WordVVVVVV0640CRC Data Input Rejister Low WordVVVVV06400640

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-22: COMPARATORS REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0650	CMIDL	-	-	_	-	C3EVT	C2EVT	C1EVT	—	_	_	_	_	C3OUT	C2OUT	C10UT	0000
CVRCON	0652	—	_	_	_	_	CVREFP	CVREFM1	CVREFM0	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0654	CEN	COE	CPOL	_	_	_	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	-	CCH1	CCH0	0000
CM2CON	065C	CEN	COE	CPOL		-	_	CEVT	COUT	EVPOL1	EVPOL0		CREF		-	CCH1	CCH0	0000
CM3CON	0664	CEN	COE	CPOL	_	_	_	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	-	CCH1	CCH0	0000

TABLE 4-23: PERIPHERAL PIN SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	_		INT1R4	INT1R3	INT1R2	INT1R1	INT1R0		_	_	_	_	—	—	_	1F00
RPINR1	0682	_	_	_	_	_	_	_	_	_	_	_	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	001F
RPINR3	0686	_	_	_	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0	_	_	_	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	1F1F
RPINR4	0688	-	_	_	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0	_	_	_	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0	1F1F
RPINR7	068E	_	_	_	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	_	—	_	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	1F1F
RPINR8	0690	_	_	_	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	_	—	_	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	1F1F
RPINR9	0692	-	_	_	_	_	_	_	—	_	_	_	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	001F
RPINR11	0696	_	_	_	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0	_	—	_	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	1F1F
RPINR18	06A4	-	_	_	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	_	_	_	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	1F1F
RPINR19	06A6	-	_	_	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0	_	_	_	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	1F1F
RPINR20	06A8	_	_	_	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	_	_	_	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	1F1F
RPINR21	06AA	-	_	_	_	_	_	_	—	_	_	_	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	001F
RPINR22	06AC		_	_	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	_	_	_	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	1F1F
RPINR23	06AE	-	_	_	_	_	_	_	—	_	_	_	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	001F
RPOR0	06C0	_	_		RP1R4	RP1R3	RP1R2	RP1R1	RP1R0	_	_		RP0R4	RP0R3	RP0R2	RP0R1	RP0R0	0000
RPOR1	06C2	-	_	_	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0	_	_	_	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0	0000
RPOR2	06C4	_	_		RP5R4	RP5R3	RP5R2	RP5R1	RP5R0	_	_		RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	0000
RPOR3	06C6	_	_		RP7R4	RP7R3	RP7R2	RP7R1	RP7R0	_	_		RP6R4	RP6R3	RP6R2	RP6R1	RP6R0	0000
RPOR4	06C8		—		RP9R4	RP9R3	RP9R2	RP9R1	RP9R0	—	—		RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	0000
RPOR5	06CA	_	_		RP11R4	RP11R3	RP11R2	RP11R1	RP11R0	_	_		RP10R4	RP10R3	RP10R2	RP10R1	RP10R0	0000
RPOR6	06CC	_	_		RP13R4	RP13R3	RP13R2	RP13R1	RP13R0	—	_		_	_	_	_		0000
RPOR7	06CE		—		RP15R4	RP15R3	RP15R2	RP15R1	RP15R0	—	—		RP14R4	RP14R3	RP14R2	RP14R1	RP14R0	0000
RPOR8 ⁽¹⁾	06D0	_	_		RP17R4	RP17R3	RP17R2	RP17R1	RP17R0	_	—		RP16R4	RP16R3	RP16R2	RP16R1	RP16R0	0000
RPOR9 ⁽¹⁾	06D2	_	—		RP19R4	RP19R3	RP19R2	RP19R1	RP19R0	—	—		RP18R4	RP18R3	RP18R2	RP18R1	RP18R0	0000
RPOR10 ⁽¹⁾	06D4		—		RP21R4	RP21R3	RP21R2	RP21R1	RP21R0		—	—	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0	0000
RPOR11 ⁽¹⁾	06D6	_	_		RP23R4	RP23R3	RP23R2	RP23R1	RP23R0	_	—		RP22R4	RP22R3	RP22R2	RP22R1	RP22R0	0000
RPOR12 ⁽¹⁾	06D8	_	_	_	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0	_	_	_	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Registers are unimplemented in 28-pin devices; read as '0'.

TABLE 4-24: SYSTEM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	_	_	DPSLP	СМ	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742		COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	POSCEN	SOSCEN	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	CPDIV1	CPDIV0	PLLEN	_	—	_	_	_	0100
OSCTUN	0748	-		_		_	_	_	—	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	074E	ROEN		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_	_	_	_	_	_	0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: The Reset value of the RCON register is dependent on the type of Reset event. See Section 6.0 "Resets" for more information.

The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section 8.0 "Oscillator Configuration" for more information. 2:

TABLE 4-25: DEEP SLEEP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets ⁽¹⁾
DSCON	758	DSEN	_	—	—	—	_	_	—	—	_	—	—	—	—	DSBOR	RELEASE	0000
DSWAKE	075A	_	—	_	_	_	_	-	DSINT0	DSFLT	_	—	DSWDT	DSRTC	DSMCLR	—	DSPOR	0001
DSGPR0	075C							Deep SI	eep Genera	I Purpose R	egister 0							0000
DSGPR1	075E							Deep SI	eep Genera	I Purpose R	egister 1							0000
Legend:	= un	implement	ed read as	'0' Reset v	alues are s	hown in he	vadecimal											

lemented, read as '0'. Reset values are shown in hexadecimal

Note 1: The Deep Sleep registers are only reset on a VDD POR event.

TABLE 4-26: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	-	_	_	—	_	-	ERASE	_	_	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 (1)
NVMKEY	0766	_	_	—	_	—	_		_			1	VMKEY R	egister<7:0	>			0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-27: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	—	_		I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	—	ADC1MD	0000
PMD2	0772	_	—	—	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	—	—	_	_	CMPMD	RTCCMD	PMPMD	CRCMD	_	_	_	_	_	I2C2MD	_	0000
PMD4	0776	—	_	—	—	_	—	—	_	—	UPWMMD	_	_	REFOMD	CTMUMD	LVDMD	USB1MD	0000

4.2.5 SOFTWARE STACK


In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-4. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (program space visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data; it can only access the least significant word of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address (TBLPAG) register is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility Page Address (PSVPAG) register is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-28 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0 PC<2		PC<22:1>		0	
(Code Execution)			0xx xxxx x	XXX XXXX	xx xxxx xxxx xxx0		
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>			
(Byte/Word Read/Write)		02	xxx xxxx	XXX	x xxxx xxxx x	xxx	
	Configuration	TBLPAG<7:0>		Data EA<15:0>			
		1xxx xxxx		XXX	** ****	xxx	
Program Space Visibility	User	0 PSVPAG<7		/:0>	Data EA<14	:0> (1)	
(Block Remap/Read)		0	XXXX XX	xx	XXX XXXX XXX	x xxxx	

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.





2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when the byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only table read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table write operations are not allowed.




FIGURE 4-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit (MSb) of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the CPU Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION



NOTES:

FLASH PROGRAM MEMORY 5.0

Note:	This data sheet summarizes the features					
	of this group of PIC24F devices. It is not					
	intended to be a comprehensive reference					
	source. For more information, refer to the					
	"PIC24F Family Reference Manual",					
	Section 4. "Program Memory"					
	(DS39715).					

The PIC24FJ64GB004 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 2.35V. (If the regulator is disabled, VDDCORE must be over 2.25V.)

It can be programmed in four ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ64GB004 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

5.1 **Table Instructions and Flash** Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.




FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS

5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 JTAG Operation

The PIC24F family supports JTAG programming and boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity. Programming can be performed with industry standard JTAG programmers supporting Serial Vector Format (SVF).

5.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.6 "Programming Operations"** for further details.

5.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

	REGISTER 5-1:	NVMCON: FLASH MEMORY CONTROL REGISTER
--	---------------	---------------------------------------

R/SO-0, HC ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0, HS ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR		—	—	—	—
bit 15							bit 8

U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE	—	—	NVMOP3 ⁽²⁾	NVMOP2 ⁽²⁾	NVMOP1 ⁽²⁾	NVMOP0 ⁽²⁾
bit 7							bit 0

Legend:	SO = Set Only bit	HC = Hardware Clearable b	bit HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	WR: Write Control bit ⁽¹⁾
	 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once the operation is complete.
	0 = Program or erase operation is complete and inactive
bit 14	WREN: Write Enable bit ⁽¹⁾
	1 = Enable Flash program/erase operations
	0 = Inhibit Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit ⁽¹⁾
	 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit)
	0 = The program or erase operation completed normally
bit 12-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit ⁽¹⁾
	 1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command 0 = Perform the program operation specified by NVMOP<3:0> on the next WR command
bit 5-4	Unimplemented: Read as '0'
bit 3-0	NVMOP<3:0>: NVM Operation Select bits ^(1,2)
	1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0) ⁽³⁾ 0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1) 0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0) 0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1)
Note 1:	These bits can only be reset on POR.
	All other combinations of NVMOP<3:0> are unimplemented.

3: Available in ICSP[™] mode only. Refer to device programming specification.

5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is as follows:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-5.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY BLOCK – ASSEMBLY LANGUAGE CODE

; Set	up NVMCO	N for block erase operation		
	MOV	#0x4042, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
; Init	pointer	to row to be ERASED		
	MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA[15:0] pointer
	TBLWTL	WO, [WO]	;	Set base address of erase block
	DISI	#5	;	Block all interrupts with priority <7
			;	for next 5 instructions
	MOV	#0x55, W0		
	MOV	W0, NVMKEY	;	Write the 55 key
	MOV	#0xAA, W1	;	
	MOV	W1, NVMKEY	;	Write the AA key
	BSET	NVMCON, #WR	;	Start the erase sequence
	NOP		;	Insert two NOPs after the erase
	NOP		;	command is asserted

EXAMPLE 5-2: ERASING A PROGRAM MEMORY BLOCK – 'C' LANGUAGE CODE

<pre>// C example using MPLAB C30 unsigned long progAddr = 0xXXXXXX; unsigned int offset;</pre>	// Address of row to write
//Set up pointer to the first memory locat:	ion to be written
TBLPAG = progAddr>>16;	// Initialize PM Page Boundary SFR
offset = progAddr & 0xFFFF;	// Initialize lower word of address
builtin_tblwtl(offset, 0x0000);	// Set base address of erase block // with dummy latch write
NVMCON = 0×4042 ;	// Initialize NVMCON
asm("DISI #5");	<pre>// Block all interrupts with priority <7 // for next 5 instructions</pre>
builtin_write_NVM();	// C30 function to perform unlock
	// sequence and set WR

EXAMPLE 5-3: LOADING THE WRITE BUFFERS – ASSEMBLY LANGUAGE CODE

<pre>MOV #0x4001, W0 ; MOV W0, NVMCON ; Initialize NVMCON ; Set up a pointer to the first program memory location to be written ; program memory selected, and writes enabled MOV #0x0000, W0 ; MOV #0x6000, W0 ; MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch ; lst_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch ; lat_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch ; f63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W3, [W0] ; Write PM low word into program latch TBLWTH W3, [W0] ; Write PM low word into program latch ; fBLWTL W2, [W0] ; Write PM low word into program latch ; TBLWTL W3, [W0] ; Write PM low word into program latch ; TBLWTL W3, [W0] ; Write PM low word into program latch ; MOV #HIGH_BYTE_31, W3 ; MOV #HIGH_BYTE_31, W3 ; MOY #HIGH_BYTE_31, W3 ; MA ;</pre>	; Set up NVMCON for	row programming operations	
<pre>; Set up a pointer to the first program memory location to be written ; program memory selected, and writes enabled MOV</pre>	MOV #0x40	001, WO ;	
<pre>; program memory selected, and writes enabled MOV #0x0000, W0 ; MOV #0x6000, W0 ; MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTT W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTT W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM high byte into program latch ; ford_program_word MOV #HIGH_BYTE_1, W3 ; Write PM high byte into program latch tBLWTH W3, [W0++] ; Write PM high byte into program latch tBLWTH W3, [W0++] ; Write PM high byte into program latch tBLWTH W3, [W0++] ; Write PM high byte into program latch tBLWTH W3, [W0++] ; Write PM high byte into program latch tBLWTH W3, [W0++] ; Write PM high byte into program latch tBLWTH W3, [W0++] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch tBLWTL W2, [W0] ; Write PM high byte into program latch</pre>	MOV W0, N	IVMCON ;	Initialize NVMCON
<pre>MOV #0x0000, W0 ; MOV W0, TBLPAG ; Initialize PM Page Boundary SFR MOV #0x6000, W0 ; An example program memory address Perform the TBLWT instructions to write the latches ; 0th_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch ist_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ist_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM high byte into program latch ist_program_word MOV #LOW_WORD_2, W2 ; MOV #LIGW_WORD_2, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM high byte into program latch ist_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	; Set up a pointer t	o the first program memory	location to be written
<pre>MOV W0, TBLPAG ; Initialize PM Page Boundary SFR MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTL W3, [W0++] ; Write PM high byte into program latch TBLWTL W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #HIGH_BYTE_2, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	; program memory sel	ected, and writes enabled	
<pre>MOV #0x6000, W0 ; An example program memory address ; Perform the TBLWT instructions to write the latches ; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #LIGM_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #LOW_WORD_2, W2 ; MOV #LOW_WORD_2, W2 ; MOV #LIGH_BYTE_2, W3 ; TELWTL W2, [W0] ; Write PM low word into program latch ; lst_program_word MOV #LOW_WORD_31, W2 ; MOV #LOW_WORD_31, W2 ; MOV #LOW_WORD_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch i i fBLWTL W2, [W0] ; Write PM low word into program latch i t fBLWTL W2, [W0] ; Write PM low word into program latch i fBLWTL W2, [W0] ; Write PM low word into program latch i fBLWTL W2, [W0] ; Write PM low word into program latch fBLWTL W2, [W0] ; Write PM low word into program latch i fBLWTL W2, [W0] ; Write PM low word into program latch i fBLWTL W2, [W0] ; Write PM low word into program latch i fBLWTL W2, [W0] ; Write PM low word into program latch i i fBLWTL W2, [W0] ; Write PM low word into program latch i i fBLWTL W2, [W0] ; Write PM low word into program latch i i i fBLWTL W2, [W0] ; Write PM low word into program latch i i i fBLWTL W2, [W0] ; Write PM low word into program latch i</pre>	MOV #0x00	000, WO ;	
<pre>; Perform the TBLWT instructions to write the latches ; Oth_program_word</pre>	MOV W0, T	BLPAG ;	Initialize PM Page Boundary SFR
<pre>; Oth_program_word MOV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	MOV #0x60	000, WO ;	An example program memory address
<pre>MoV #LOW_WORD_0, W2 ; MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch is intermediate the program latch full the program_word for the program latch is intermediate the program word for the program latch is intermediate the program.word for the program latch mOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	; Perform the TBLWT	instructions to write the	latches
<pre>MOV #HIGH_BYTE_0, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch i i</pre>	; 0th_program_word		
<pre>TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			
<pre>TBLWTH W3, [W0++] ; Write PM high byte into program latch ; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch t t i f 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			
<pre>; lst_program_word MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch f63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	· -	-	
<pre>MOV #LOW_WORD_1, W2 ; MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ? 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>		W0++] ;	Write PM high byte into program latch
<pre>MOV #HIGH_BYTE_1, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			
<pre>TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			
<pre>TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			
<pre>; 2nd_program_word MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch • • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	· -		
<pre>MOV #LOW_WORD_2, W2 ; MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>	· -	W0++] ;	Write PM high byte into program latch
<pre>MOV #HIGH_BYTE_2, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch</pre>			
TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch			
TBLWTH W3, [W0++] ; Write PM high byte into program latch ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch			
• • • ; 63rd_program_word MOV #LOW_WORD_31, W2 ; MOV #HIGH_BYTE_31, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch	· -		
MOV#LOW_WORD_31, W2;MOV#HIGH_BYTE_31, W3;TBLWTLW2, [W0];WritePM low word into program latch	TBLWTH W3, [W0++] ;	Write PM high byte into program latch
MOV#LOW_WORD_31, W2;MOV#HIGH_BYTE_31, W3;TBLWTLW2, [W0];WritePM low word into program latch	•		
MOV#LOW_WORD_31, W2;MOV#HIGH_BYTE_31, W3;TBLWTLW2, [W0];WritePM low word into program latch	•		
MOV#LOW_WORD_31, W2;MOV#HIGH_BYTE_31, W3;TBLWTLW2, [W0];WritePM low word into program latch	•		
MOV#HIGH_BYTE_31, W3;TBLWTLW2, [W0];WritePM low word into program latch		WORD 21 W2 .	
TBLWTL W2, [W0] ; Write PM low word into program latch			
			Write DM low word into program latch
A write FM high byte into program fatch	· -	-	
	IDIWIII W3, [, , , , , , , , , , , , , , , , , , ,	write in high byte into program fatch

EXAMPLE 5-4: LOADING THE WRITE BUFFERS – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
   #define NUM_INSTRUCTION_PER_ROW 64
   unsigned int offset;
   unsigned int i;
   unsigned long progAddr = 0xXXXXX; // Address of row to write
unsigned int progData[2*NUM_INSTRUCTION_PER_ROW]; // Buffer of data to write
//Set up NVMCON for row programming
   NVMCON = 0 \times 4001;
                                                             // Initialize NVMCON
//Set up pointer to the first memory location to be written
   TBLPAG = progAddr>>16;
                                                            // Initialize PM Page Boundary SFR
   offset = progAddr & 0xFFFF;
                                                             // Initialize lower word of address
//Perform TBLWT instructions to write necessary number of latches
for(i=0; i < 2*NUM_INSTRUCTION_PER_ROW; i++)</pre>
   {
       __builtin_tblwtl(offset, progData[i++]);
                                                            // Write to address low word
        __builtin_tblwth(offset, progData[i]);
                                                           // Write to upper byte
       offset = offset + 2;
                                                            // Increment address
   }
```

EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		;
NOP		i
BTSC	NVMCON, #15	; and wait for it to be
BRA	\$-2	; completed

EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – 'C' LANGUAGE CODE

// C example using MPLAB (230	
asm("DISI #5");		Block all interrupts with priority < 7 for next 5 instructions
builtin_write_NVM();	//	Perform unlock sequence and set WR

5.6.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash location has been erased, it can be programmed using table write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOP bits (NVMCON<3:0>) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (see Example 5-7).

EXAMPLE 5-7: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY – ASSEMBLY LANGUAGE CODE

MOVW0, TELPAG;Initialize PM Page Boundary SFRMOV#tbloffset(PROG_ADDR), W0;Initialize a register with program memory addressMOV#LOW_WORD, W2;MOV#HIGH_BYTE, W3;TBLWTL W2, [W0]; Write PM low word into program latchTBLWTL W3, [W0++]; Write PM high byte into program latch; Setup NVMCON for programming one word to data Program MemoryMOV#0x4003, W0MOV#0x4003, W0MOVW0, NVMCONSet NVMOP bits to 0011DISI#5MOV#0x55, W0MOV#0xAA, W0MOVW0, NVMKEYMOVW0, NVMKEYMOVW0, NVMKEYBSETNVMCON, #WRKStart the write cycleNOP; Insert two NOPs after the erase	; Setup a p	pointer to data Program Memory	
MOV#tbloffset(PROG_ADDR), W0; Initialize a register with program memory addressMOV#LOW_WORD, W2;MOV#HIGH_BYTE, W3;TBLWTL W2, [W0]; Write PM low word into program latchTBLWTH W3, [W0++]; Write PM high byte into program latch; Setup NVMCON for programming one word to data Program MemoryMOVMOV#0x4003, W0;MOV#0x4003, W0;MOVW0, NVMCON; Set NVMOP bits to 0011DISI#5; Disable interrupts while the KEY sequence is writtenMOV#0xAA, W0;MOV#0xAA, W0;MOVW0, NVMKEY; Start the write cycleNOP; Insert two NOPs after the erase	MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	i
MOV #LOW_WORD, W2 ; MOV #HIGH_BYTE, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0++] ; Write PM high byte into program latch ; Setup NVMCON for programming one word to data Program Memory ; MOV #0x4003, W0 ; MOV #0x4003, W0 ; MOV W0, NVMCON ; Set NVMOP bits to 0011 DISI #5 ; Disable interrupts while the KEY sequence is written MOV #0x4055, W0 ; Write the key sequence MOV #0xAA, W0 ; MOV #0xAA, W0 ; MOV W0, NVMKEY ; Start the write cycle NOP ; Insert two NOPs after the erase	MOV	W0, TBLPAG	;Initialize PM Page Boundary SFR
MOV#HIGH_BYTE, W3;TBLWTL W2, [W0]; Write PM low word into program latchTBLWTH W3, [W0++]; Write PM high byte into program latch; Setup NVMCON for programming one word to data Program MemoryMOV#0x4003, W0MOV#0x4003, W0MOVW0, NVMCONSet NVMOP bits to 0011DISI#5MOV#0x55, W0MOV#0x55, W0MOVW0, NVMKEYMOV#0xAA, W0MOVW0, NVMKEYBSETNVMCON, #WRMOP; Start the write cycleNOP; Insert two NOPs after the erase	MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;Initialize a register with program memory address
TBLWTL W2, [W0]; Write PM low word into program latchTBLWTH W3, [W0++]; Write PM high byte into program latch; Setup NVMCON for programming one word to data Program MemoryMOV#0x4003, W0MOV#0x4003, W0MOVW0, NVMCONSet NVMOP bits to 0011DISI#5MOV#0x55, W0MOVW0, NVMKEYMOV#0xAA, W0MOVW0, NVMKEYBSETNVMCON, #WR, Start the write cycleNOP; Insert two NOPs after the erase	MOV	#LOW_WORD, W2	;
TBLWTH W3, [W0++]; Write PM high byte into program latch; Setup NVMCON for programming one word to data Program Memory MOV #0x4003, W0 ; MOV W0, NVMCON ; Set NVMOP bits to 0011DISI #5; Disable interrupts while the KEY sequence is written WOV #0x55, W0 ; Write the key sequenceMOV #0x55, W0; Write the key sequenceMOV #0xAA, W0 MOV W0, NVMKEY BSET NVMCON, #WR; Start the write cycle ; Insert two NOPs after the erase	MOV	#HIGH_BYTE, W3	;
<pre>; Setup NVMCON for programming one word to data Program Memory MOV #0x4003, W0 ; MOV W0, NVMCON ; Set NVMOP bits to 0011 DISI #5 ; Disable interrupts while the KEY sequence is written MOV #0x55, W0 ; Write the key sequence MOV W0, NVMKEY MOV #0xAA, W0 MOV W0, NVMKEY BSET NVMCON, #WR ; Start the write cycle NOP ; Insert two NOPs after the erase</pre>	TBLWTL	W2, [W0]	; Write PM low word into program latch
MOV#0x4003, W0;MOVW0, NVMCON; Set NVMOP bits to 0011DISI#5; Disable interrupts while the KEY sequence is writtenMOV#0x55, W0; Write the key sequenceMOVW0, NVMKEYMOV#0xAA, W0MOVW0, NVMKEYBSETNVMCON, #WRNOP; Start the write cycleNOP; Insert two NOPs after the erase	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
MOVW0, NVMCON; Set NVMOP bits to 0011DISI#5; Disable interrupts while the KEY sequence is writtenMOV#0x55, W0; Write the key sequenceMOVW0, NVMKEYMOV#0xAA, W0MOVW0, NVMKEYBSETNVMCON, #WR; Start the write cycleNOP; Insert two NOPs after the erase	; Setup NVI	MCON for programming one word t	to data Program Memory
DISI#5; Disable interrupts while the KEY sequence is writtenMOV#0x55, W0; Write the key sequenceMOVW0, NVMKEYMOV#0xAA, W0MOVW0, NVMKEYBSETNVMCON, #WRNOP; Start the write cycleNOP; Insert two NOPs after the erase	MOV	#0x4003, W0	;
MOV#0x55, W0; Write the key sequenceMOVW0, NVMKEYMOV#0xAA, W0MOVW0, NVMKEYBSETNVMCON, #WRNOP; Start the write cycleNOP; Insert two NOPs after the erase	MOV	W0, NVMCON	; Set NVMOP bits to 0011
MOVW0, NVMKEYMOV#0xAA, W0MOVW0, NVMKEYBSETNVMCON, #WRROP; Start the write cycleNOP; Insert two NOPs after the erase	DISI	#5	; Disable interrupts while the KEY sequence is written
MOV#0xAA, W0MOVW0, NVMKEYBSETNVMCON, #WRNOP; Start the write cycleNOP; Insert two NOPs after the erase	MOV	#0x55, W0	; Write the key sequence
MOVW0, NVMKEYBSETNVMCON, #WR; Start the write cycleNOP; Insert two NOPs after the erase	MOV	W0, NVMKEY	
BSETNVMCON, #WR; Start the write cycleNOP; Insert two NOPs after the erase	MOV	#0xAA, W0	
NOP ; Insert two NOPs after the erase	MOV	W0, NVMKEY	
	BSET	NVMCON, #WR	; Start the write cycle
NOD : Command is asserted	NOP		; Insert two NOPs after the erase
	NOP		; Command is asserted

EXAMPLE 5-8: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
   unsigned int offset;
   unsigned long progAddr = 0xXXXXXX;
                                                 // Address of word to program
   unsigned int progDataL = 0xXXXX;
                                                  // Data to program lower word
                                                  // Data to program upper byte
   unsigned char progDataH = 0xXX;
//Set up NVMCON for word programming
   NVMCON = 0x4003;
                                                   // Initialize NVMCON
//Set up pointer to the first memory location to be written
                                            // Initialize PM Page Boundary SFR
   TBLPAG = progAddr>>16;
   offset = progAddr & 0xFFFF;
                                                   // Initialize lower word of address
//Perform TBLWT instructions to write latches
       __builtin_tblwtl(offset, progDataL); // Write to address low
__builtin_tblwth(offset, progDataH); // Write to upper byte
                                                 // Write to address low word
       asm("DISI #5");
                                                  // Block interrupts with priority < 7</pre>
                                                  // for next 5 instructions
       __builtin_write_NVM();
                                                  // C30 function to perform unlock
                                                   // sequence and set WR
```

NOTES:

6.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 7. "Reset" (DS39712).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.


Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A Power-on Reset will clear all bits, except for the BOR and POR bits (RCON<1:0>), which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM



PIC24FJ64GB004 FAMILY

R/W-0, HS	R/W-0, HS	U-0	U-0	U-0	R/CO-0, HS	R/W-0, HS	R/W-0		
TRAPR	IOPUWR	_	_	_	DPSLP	CM	PMSLP		
bit 15							bit 8		
R/W-0, HS	R/W-0, HS	R/W-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS		
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR		
bit 7							bit (
Legend:		CO = Clear O	nlv hit	HS = Hardwa	re Settable bit				
R = Readabl	e bit	W = Writable b			nented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own		
bit 15 bit 14	1 = A Trap Co 0 = A Trap Co IOPUWR: Illeg	Reset Flag bit onflict Reset has onflict Reset has gal Opcode or I	s not occurred Jninitialized W		•				
	Pointer ca	opcode detecti aused a Reset opcode or unir				/ register used	as an Address		
bit 13-11	-	ted: Read as '0							
bit 10	DPSLP: Deep	Sleep Mode F	lag bit						
	1 = Deep Sleep has occurred 0 = Deep Sleep has not occurred								
bit 9	•	ation Word Misi		lag bit					
bit 9	1 = A Configu	ration Word Mis	smatch Reset I	has occurred	d				
bit 8	•	ram Memory P	•	•					
	0 = Program m	memory bias vo nemory bias volta	age is powered			regulator enters	Standby mode		
bit 7		al Reset (MCLI Clear (pin) Res	,	d					
		Clear (pin) Res							
bit 6	SWR: Software Reset (Instruction) Flag bit 1 = A RESET instruction has been executed								
bit 5	 0 = A RESET instruction has not been executed SWDTEN: Software Enable/Disable of WDT bit⁽²⁾ 1 = WDT is enabled 0 = WDT is disabled 								
bit 4	WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred								
bit 3	SLEEP: Wake From Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode								
bit 2		p From Idle Fla	•						
	1 = Device ha								

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 **BOR:** Brown-out Reset Flag bit
 - 1 = A Brown-out Reset has occurred. Note that BOR is also set after a Power-on Reset.
 - 0 = A Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—
DPSLP (RCON<10>)	PWRSAV #SLEEP instruction with DSCON <dsen> set</dsen>	POR

TABLE 6-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 8.0** "Oscillator Configuration" for further details.

TABLE 6-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSC Configuration bits
BOR	(CW2<10:8>)
MCLR	COSC Control bits
WDTO	(OSCCON<14:12>)
SWR	

6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. Note that the System Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

PIC24FJ64GB004 FAMILY

TABLE 6-3:	RESET DELAY TIMES FOR VARIOUS DEVICE RESETS
------------	---

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR ⁽⁶⁾	EC	TPOR + TRST + TPWRT		1, 2, 3
	FRC, FRCDIV	TPOR + TRST + TPWRT	TFRC	1, 2, 3, 4
	LPRC	TPOR + TRST + TPWRT	TLPRC	1, 2, 3, 4
	ECPLL	TPOR + TRST + TPWRT	TLOCK	1, 2, 3, 5
	FRCPLL	TPOR + TRST + TPWRT	TFRC + TLOCK	1, 2, 3, 4, 5
	XT, HS, SOSC	TPOR+ TRST + TPWRT	Tost	1, 2, 3, 6
	XTPLL, HSPLL	TPOR + TRST + TPWRT	Tost + Tlock	1, 2, 3, 5, 6
BOR	EC	TRST + TPWRT	—	2, 3
	FRC, FRCDIV	TRST + TPWRT	TFRC	2, 3, 4
	LPRC	TRST + TPWRT	TLPRC	2, 3, 4
	ECPLL	TRST + TPWRT	TLOCK	2, 3, 5
	FRCPLL	TRST + TPWRT	TFRC + TLOCK	2, 3, 4, 5
	XT, HS, SOSC	TRST + TPWRT	Tost	2, 3, 6
	XTPLL, HSPLL	TRST + TPWRT	TFRC + TLOCK	2, 3, 4, 5
All Others	Any Clock	Trst		2

Note 1: TPOR = Power-on Reset delay.

- 2: TRST = Internal State Reset time.
- 3: TPWRT = 64 ms nominal if regulator is disabled (DISVREG tied to VDD).
- **4:** TFRC and TLPRC = RC Oscillator start-up times.
- **5:** TLOCK = PLL lock time.
- **6:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.
- 7: If Two-Speed Start-up is enabled, regardless of the Primary Oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

Note: For detailed operating frequency and timing specifications, see Section 29.0 "Electrical Characteristics".

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC Oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in Flash Configuration Word 2 (CW2); see Table 6-2. The RCFGCAL and NVMCON registers are only affected by a POR.

6.4 Deep Sleep BOR (DSBOR)

Deep Sleep BOR is a very low-power BOR circuitry, used when the device is in Deep Sleep mode. Due to low-current consumption, accuracy may vary.

The DSBOR trip point is around 2.0V. DSBOR is enabled by configuring CW4<DSBOREN> = 1. DSBOR will re-arm the POR to ensure the device will reset if VDD drops below the POR threshold. NOTES:

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 8. "Interrupts" (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24FJ64GB004 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset which forces the PC to zero. The micro-controller then begins program execution at location 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

PIC24FJ64GB004 FAMILY

FIGURE 7-1: PIC24F INTERRUPT VECTOR TABLE

	Reset – GOTO Instruction	000000h	
	Reset – GOTO Address	0000001h	
	Reserved	00000211 000004h	
	Oscillator Fail Trap Vector	00000411	
	Address Error Trap Vector	-	
	Stack Error Trap Vector	-	
	Math Error Trap Vector	-	
		-	
	Reserved Reserved	-	
		-	
	Reserved	0000146	-
	Interrupt Vector 0	000014h	
	Interrupt Vector 1	-	
		-	
		-	
		0000701	
£∕	Interrupt Vector 52	00007Ch	Interrupt Vector Table (IVT) ⁽¹⁾
iori	Interrupt Vector 53	00007Eh	· · · · · · · · · · · · · · · · · · ·
Ë	Interrupt Vector 54	000080h	
ter		-	
2 2		-	
al		0000506	
tru	Interrupt Vector 116	0000FCh	
Decreasing Natural Order Priority	Interrupt Vector 117	0000FEh	
бĽ	Reserved	000100h	
asi	Reserved	000102h	
Stea	Reserved	-	
Dec	Oscillator Fail Trap Vector	-	
	Address Error Trap Vector Stack Error Trap Vector	-	
		-	
	Math Error Trap Vector Reserved	-	
		-	
	Reserved	-	
	Reserved	0001111	
	Interrupt Vector 0	000114h	
	Interrupt Vector 1	-	
		-	
		-	Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
		00017Ch	Alternate interrupt vector rable (AIVT)
	Interrupt Vector 52	00017Ch	
	Interrupt Vector 53	00017Eh 000180h	
	Interrupt Vector 54	0001800	
		4	
		4	
	Interrupt Vector 116	4	—
↓	Interrupt Vector 116	0001FEh	
v	Start of Code	0001FEn 000200h	
	Start of Code	0002000	
Note 1: S	See Table 7-2 for the interrupt vector	or list.	

TABLE 7-1: TRAP VECTOR DETAILS

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

Interrupt Source	Vector	IVT Address	AIVT	Interrupt Bit Locations		
	Number		Address	Flag	Enable	Priority
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>
CTMU Event	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>
I2C1 Slave Event	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>
Input Capture 4	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>
Input Capture 5	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>
Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>
LVD Low-Voltage Detect	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>
Output Compare 4	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>
Output Compare 5	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>
Parallel Master Port	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>
Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC2<0>	IPC8<2:0>
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>
USB Interrupt	86	0000C0h	0001C0h	IFS5<6>	IEC5<6>	IPC21<10:8>

TABLE 7-2: IMPLEMENTED INTERRUPT VECTORS

7.3 Interrupt Control and Status Registers

The PIC24FJ64GB004 family of devices implements the following registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS5
- IEC0 through IEC5
- IPC0 through IPC21 (except IPC13, IPC14 and IPC17)
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit which is set by the respective peripherals, or an external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 7-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>); these indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which, together with IPL<2:0>, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

The interrupt controller has the Interrupt Controller Test Register (INTTREG) that displays the status of the interrupt controller. When an interrupt request occurs, its associated vector number and the new interrupt priority level are latched into INTTREG.

This information can be used to determine a specific interrupt source if a generic ISR is used for multiple vectors – such as when ISR remapping is used in bootloader applications. It also could be used to check if another interrupt is pending while in an ISR.

All interrupt registers are described in Register 7-1 through Register 7-35, on the following pages.

PIC24FJ64GB004 FAMILY

REGISTER 7-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
—	—	—	_	_	—	—	DC ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:				
R = Readable bit	adable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)					
	111 = CPU interrupt priority level is 7 (15). User interrupts disabled.					
	110 = CPU interrupt priority level is 6 (14)					
	101 = CPU interrupt priority level is 5 (13)					
	100 = CPU interrupt priority level is 4 (12)					
	011 = CPU interrupt priority level is 3 (11)					
	010 = CPU interrupt priority level is 2 (10)					
	001 = CPU interrupt priority level is 1 (9)					
	000 = CPU interrupt priority level is 0 (8)					

- **Note 1:** See Register 3-1 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
 - **2:** The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 = 1.
 - 3: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0	
—	_	—	_	IPL3 ⁽²⁾	PSV ⁽¹⁾	—	—	
bit 7							bit 0	
Legend: C = Clearable bit			e bit					
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown		

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽²⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less

- **Note 1:** See Register 3-2 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
 - 2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

PIC24FJ64GB004 FAMILY

		_							
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
NSTDIS	—		—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
_		—	MATHERR	ADDRERR	STKERR	OSCFAIL			
bit 7							bit 0		
Legend:									
R = Readab	ole bit	W = Writable	e bit	U = Unimplem	ented bit, rea	d as '0'			
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 14-5	0 = Interrupt r Unimplemen	NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled 0 = Interrupt nesting is enabled Unimplemented: Read as '0'							
bit 4	1 = Overflow	MATHERR: Arithmetic Error Trap Status bit 1 = Overflow trap has occurred 0 = Overflow trap has not occurred							
bit 3	ADDRERR: Address Error Trap Status bit								
	1 = Address error trap has occurred 0 = Address error trap has not occurred								
bit 2	STKERR: Stack Error Trap Status bit 1 = Stack error trap has occurred 0 = Stack error trap has not occurred								
bit 1	1 = Oscillator	OSCFAIL: Oscillator Failure Trap Status bit 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred							
bit 0	Unimplemen	ted: Read as	'0'						

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0		
ALTIVT	DISI	_	_	_	_		_		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
					INT2EP	INT1EP	INT0EP		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 14	 1 = Use Alternate Interrupt Vector Table 0 = Use standard (default) vector table DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI instruction is not active 								
bit 13-3	Unimplemen	ted: Read as ')'						
bit 2	1 = Interrupt o	rnal Interrupt 2 on negative edg on positive edg	le	Polarity Select I	bit				
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge								
bit 0	1 = Interrupt o	rnal Interrupt 0 on negative edg on positive edge	le	Polarity Select I	bit				

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF	OC2IF	IC2IF		T1IF	OC1IF	IC1IF	INTOIF			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is clea		x = Bit is unkn	own			
bit 15-14	-	ted: Read as								
bit 13				t Flag Status bit						
		request has oc								
bit 12	-	request has no	r Interrupt Flag	Status bit						
		request has oc		Status bit						
		request has no								
bit 11	U1RXIF: UAF	RT1 Receiver I	nterrupt Flag S	tatus bit						
		request has oc								
	•	request has no								
bit 10			ot Flag Status b	it						
		request has oc request has no								
bit 9	-	-	ot Flag Status b	it						
bit 0		request has oc	•	it.						
		request has no								
bit 8	T3IF: Timer3	Interrupt Flag	Status bit							
		request has oc request has no								
bit 7	•	•								
		2IF: Timer2 Interrupt Flag Status bit = Interrupt request has occurred								
		request has no								
bit 6	OC2IF: Outp	ut Compare Ch	nannel 2 Interru	pt Flag Status b	bit					
		request has oc								
	•	request has no								
bit 5	-	-	el 2 Interrupt F	lag Status bit						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 4		ited: Read as '								
bit 3	-	Interrupt Flag								
bit o		request has oc								
		request has no								
bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit									
		request has oc								
	•	request has no								
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has oc request has no								
bit 0	•	•	Flag Status bit							
		request has oc	-							
			t occurred							

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 U2TXIF U2RXIF INT2IF T5IF T4IF OC4IF OC3IF bit 15 bit 8 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 INT1IF CNIF CMIF MI2C1IF SI2C1IF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 **U2TXIF:** UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 14 **U2RXIF:** UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred INT2IF: External Interrupt 2 Flag Status bit bit 13 1 = Interrupt request has occurred 0 = Interrupt request has not occurred T5IF: Timer5 Interrupt Flag Status bit bit 12 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred OC4IF: Output Compare Channel 4 Interrupt Flag Status bit bit 10 1 = Interrupt request has occurred 0 = Interrupt request has not occurred OC3IF: Output Compare Channel 3 Interrupt Flag Status bit bit 9 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8-5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred **CNIF:** Input Change Notification Interrupt Flag Status bit bit 3 1 = Interrupt request has occurred 0 = Interrupt request has not occurred CMIF: Comparator Interrupt Flag Status bit bit 2 1 = Interrupt request has occurred 0 = Interrupt request has not occurred MI2C1IF: Master I2C1 Event Interrupt Flag Status bit bit 1 1 = Interrupt request has occurred 0 = Interrupt request has not occurred SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit bit 0 1 = Interrupt request has occurred

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

0 = Interrupt request has not occurred

U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0				
	_	PMPIF		_	—	OC5IF	—				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0 SPF2IF				
IC5IF	IF IC4IF IC3IF — — — SPI2I										
bit 7							bit C				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-14	-	ted: Read as '									
bit 13		lel Master Port		Status bit							
		request has occorrequest has not									
oit 12-10		0 = Interrupt request has not occurred Unimplemented: Read as '0'									
oit 9	-			pt Flag Status b	oit						
	1 = Interrupt r	1 = Interrupt request has occurred									
	0 = Interrupt r	request has not	occurred								
bit 8	•	ted: Read as '									
bit 7	-	Capture Channe	-	lag Status bit							
		request has occorrequest has not									
bit 6	•	Capture Channe		lag Status bit							
		request has occ	-								
	0 = Interrupt r	equest has not	occurred								
bit 5	IC3IF: Input Capture Channel 3 Interrupt Flag Status bit										
		L = Interrupt request has occurred D = Interrupt request has not occurred									
bit 4-2	-	ted: Read as '									
bit 1	-	Event Interrup		it							
	1 = Interrupt r	equest has oc	curred								
	•	request has not									
bit 0	SPF2IF: SPI2 Fault Interrupt Flag Status bit										
		equest has occ									

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0

U-0

U-0 R/W-0 U-0 U-0 U-0 U-0	

00	1011 0	00	00	00	00	00	00				
_	RTCIF		—	—	_	—	_				
bit 15			·				bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0,	R/W-0	U-0				
—	—	—	—	_	MI2C2IF	SI2C2IF	_				
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15	Unimplemer	nted: Read as '	0'								
bit 14	RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 13-3	Unimplemer	nted: Read as '	0'								
bit 2	MI2C2IF: Ma	ster I2C2 Even	t Interrupt Flag	Status bit							
	1 = Interrupt	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred										
bit 1	SI2C2IF: Sla	ve I2C2 Event I	Interrupt Flag S	Status bit							
	1 = Interrupt	request has oc	curred								
	0 = Interrupt	request has no	t occurred								

bit 0 Unimplemented: Read as '0'

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0			
—	—	CTMUIF	_	—		—	LVDIF			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
—	—		—	CRCIF	U2ERIF	U1ERIF				
bit 7							bit (
Logondi										
Legend: R = Readat	ole bit	W = Writable b	i+		nented bit, read	1 26 (0)				
-n = Value a		'1' = Bit is set	IL .	'0' = Bit is clea		x = Bit is unkn	0.00			
		I – DILIS SEL			areu		OWIT			
bit 15-14	Unimplemer	nted: Read as '0'								
bit 13	-	MU Interrupt Flag								
	1 = Interrupt request has occurred									
	0 = Interrupt	0 = Interrupt request has not occurred								
bit 12-9	Unimplemer	nted: Read as '0'								
bit 8		Voltage Detect In		Status bit						
		request has occurrequest has not of								
bit 7-4	-	nted: Read as '0'								
bit 3	CRCIF: CRC	Generator Interr	upt Flag Sta	tus bit						
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 2		RT2 Error Interru		is bit						
	1 = Interrupt request has occurred									
	 0 = Interrupt request has not occurred U1ERIF: UART1 Error Interrupt Flag Status bit 									
hit 1										
bit 1										
bit 1	1 = Interrupt	request has occu request has not o	irred							

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

REGISTER 7-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15	-	•			•		bit 8
U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
_	USB1IF	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6 USB1IF: USB1 (USB OTG) Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

bit 5-0 Unimplemented: Read as '0'

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE				
bit 15		•	•				bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE				
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15-14	-	nted: Read as '									
bit 13		Conversion Cor		t Enable bit							
		request enable									
hit 10		request not ena		ala hit							
bit 12		RT1 Transmitte request enable		Die Dit							
		request not ena									
bit 11		•		e bit							
	U1RXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request enabled										
	0 = Interrupt	request not ena	abled								
bit 10		SPI1IE: SPI1 Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled									
bit 9	-	request not ena									
DIL 9		SPF1IE: SPI1 Fault Interrupt Enable bit L = Interrupt request enabled									
		request not ena									
bit 8	T3IE: Timer3 Interrupt Enable bit										
		request enable									
	-	request not ena									
bit 7	T2IE: Timer2 Interrupt Enable bit										
		request enable request not ena									
bit 6		ut Compare Ch		nt Enable bit							
		request enable									
		request not ena									
bit 5	IC2IE: Input (Capture Chann	el 2 Interrupt E	nable bit							
		request enable									
	-	request not ena									
bit 4	-	nted: Read as '									
bit 3		Interrupt Enab request enable									
		request enable									
bit 2		ut Compare Ch		ot Enable bit							
	-	request enable									
	0 = Interrupt	request not ena	abled								
bit 1	-	Capture Chann	-	nable bit							
		request enable									
h it 0		request not ena									
bit 0		rnal Interrupt 0									
		request enable request not ena									
		1									

REGISTER 7-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 7-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
U2TXIE	U2RXIE	INT2IE ⁽¹⁾	T5IE	T4IE	OC4IE	OC3IE					
bit 15						•	bit 8				
						-					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE				
bit 7							bit (
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
L:1 4 F			Internet Fred								
bit 15		RT2 Transmitter request enabled		DIE DIT							
		request not ena									
bit 14	•	RT2 Receiver Ir		∍ hit							
		request enabled	•	5 510							
		request not ena									
bit 13		ernal Interrupt 2									
	1 = Interrupt	request enabled	t								
	0 = Interrupt	request not ena	bled								
bit 12		5 Interrupt Enabl									
		request enabled									
	-	request not ena									
bit 11	T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request enabled										
		•									
bit 10		request not ena		unt Enchlo hit							
	•	out Compare Ch request enabled		ipt Enable bit							
		•									
bit 9		 0 = Interrupt request not enabled OC3IE: Output Compare Channel 3 Interrupt Enable bit 									
bit 5	•	t request enabled									
		request not ena									
bit 8-5		nted: Read as '									
bit 4	-	ernal Interrupt 1									
		request enabled									
	0 = Interrupt	request not ena	bled								
bit 3	CNIE: Input	Change Notifica	tion Interrupt E	Enable bit							
		request enabled									
		request not ena									
bit 2		parator Interrupt									
		request enabled									
		request not ena									
bit 1		aster I2C1 Even		ble bit							
		request enabled request not ena									
bit 0	-	ave I2C1 Event I		le bit							
		request enabled	•								
		request enabled									
Note 1: If	f an external inte	errupt is enabled	1. the interrupt	input must also	o be confiaure	d to an available	e RPn or PRI:				

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or PRIx pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0			
_	—	PMPIE		—	_	OC5IE	—			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
IC5IE	IC4IE	IC3IE		—		SPI2IE	SPF2IE			
bit 7							bit C			
Legend:										
R = Readab	ole bit	W = Writable I	oit	U = Unimplem	ented bit, rea	d as '0'				
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-14	-	ted: Read as '0								
bit 13		PMPIE: Parallel Master Port Interrupt Enable bit								
oit 12-10	•	0 = Interrupt request not enabled Unimplemented: Read as '0'								
oit 9	OC5IE: Outpu	ut Compare Cha	annel 5 Interru	upt Enable bit						
		request enableo request not ena								
bit 8	•	ted: Read as '0								
bit 7	-	Capture Channe		nable bit						
~~~	1 = Interrupt r	request enabled	1							
bit 6	IC4IE: Input Capture Channel 4 Interrupt Enable bit									
		request enabled								
bit 5	•	request not ena		nable bit						
bit 5	IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled									
		request not ena								
bit 4-2	Unimplemen	ted: Read as 'o	)'							
bit 1	SPI2IE: SPI2	Event Interrupt	Enable bit							
		request enableo request not ena								
bit 0	-	2 Fault Interrupt								
		request enabled								

#### REGISTER 7-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	RTCIE	—				—				
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0			
			<u> </u>	<u> </u>	MI2C2IE	SI2C2IE	<u> </u>			
bit 7							bit 0			
Legend:										
R = Readable bit W = Writab		W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	Unimplemen	ted: Read as '	0'							
bit 14	RTCIE: Real-	Time Clock/Ca	lendar Interrup	t Enable bit						
		equest enable								
	0 = Interrupt request not enabled									
bit 13-3	Unimplemen	ted: Read as '	0'							
bit 2	MI2C2IE: Mas	ster I2C2 Even	t Interrupt Enal	ble bit						
		equest enable								
	0 = Interrupt request not enabled									
bit 1	SI2C2IE: Slav	/e I2C2 Event	Interrupt Enable	e bit						
		equest enable								
	•	equest not ena								
bit 0	Unimplemen	ted: Read as '	0'							

### REGISTER 7-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
_	—	CTMUIE	_	—	—	—	LVDIE
pit 15				•			bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
—	—	—		CRCIE	U2ERIE	U1ERIE	
oit 7							bit (
<b>Legend:</b> R = Readab	la hit	\\/ = \\/ritabla.b	.:+		control bit room		
		W = Writable b	л	•	nented bit, read		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15-14	Unimplomon	ted: Read as '0	,				
bit 13-14	-	MU Interrupt En					
		equest enabled					
		equest not enal					
bit 12-9	Unimplement	ted: Read as '0	,				
bit 8	LVDIE: Low-V	/oltage Detect Ir	nterrupt Enable	e bit			
		equest enabled					
	•	equest not enal					
bit 7-4	•	ted: Read as '0					
bit 3		Generator Inter	•	t			
		equest enabled equest not enabled					
bit 2	•	RT2 Error Interru					
		equest enabled	•				
		equest not enal					
bit 1		RT1 Error Interru					
		equest enabled					
bit 0		equest not enal ted: Read as '0					

#### REGISTER 7-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

### REGISTER 7-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_		—	—	—	—	—	—	
bit 15							bit 8	
U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	USB1IE	—		—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unk			nown	
bit 15-7	Unimplemen	ted: Read as 'd	)'					
bit 6	USB1IE: USE	31 (USB OTG)	Interrupt Enabl	e bit				

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 5-0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	IC1IP2	IC1IP1	IC1IP0		INT0IP2	INT0IP1	INT0IP0			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	Unimplemen	nted: Read as '	כי							
bit 14-12	<b>T1IP&lt;2:0&gt;:</b> ⊺	imer1 Interrupt	Priority bits							
	111 = Interru	pt is priority 7 (l	highest priority	interrupt)						
	•									
	•									
		pt is priority 1								
		pt source is dis								
bit 11	-	nted: Read as '								
bit 10-8	<b>OC1IP&lt;2:0&gt;:</b> Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	111 = Interru	ipt is priority 7 (I	highest priority	interrupt)						
	•									
	•									
		pt is priority 1								
bit 7		ipt source is dis <b>ited:</b> Read as '(								
bit 6-4	-	Input Capture C		rupt Drigrity bit						
DIL 0-4		input Capture C			15					
	•		ingricat priority	interrupt)						
	•									
	•									
		pt is priority 1	abled							
bit 3	000 = Interru	pt source is dis								
	000 = Interru Unimplemen	pt source is dis nted: Read as '	כי	bits						
	000 = Interru Unimplemen INT0IP<2:0>	pt source is dis <b>ted:</b> Read as ' : External Interr	o' <b>upt 0 Priority t</b>							
	000 = Interru Unimplemen INT0IP<2:0>	pt source is dis nted: Read as '	o' <b>upt 0 Priority t</b>							
bit 3 bit 2-0	000 = Interru Unimplemen INT0IP<2:0>	pt source is dis <b>ted:</b> Read as ' : External Interr	o' <b>upt 0 Priority t</b>							
	000 = Interru Unimplemen INT0IP<2:0> 111 = Interru • •	pt source is dis <b>ted:</b> Read as ' : External Interr	o' <b>upt 0 Priority t</b>							

### REGISTER 7-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

### REGISTER 7-18: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

11.0							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0
bit 15						1	bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	IC2IP2	IC2IP1	IC2IP0				
bit 7	10211 2	10211 1	10211 0				bit (
Lonondi							
Legend: R = Readab	le bit	W = Writable I	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	Unimplemer	nted: Read as '0	)'				
bit 14-12	T2IP<2:0>: ⊺	Timer2 Interrupt	Priority bits				
		ipt is priority 7 (ł	-	/ interrupt)			
	•						
	•						
	• 001 – Interru	pt is priority 1					
		ipt source is disa	abled				
bit 11		nted: Read as '0					
		neu. Noau as					
bit 10-8	-			Interrupt Priorit	v bits		
bit 10-8	OC2IP<2:0>	: Output Compa	re Channel 2		y bits		
bit 10-8	OC2IP<2:0>		re Channel 2		y bits		
bit 10-8	OC2IP<2:0>	: Output Compa	re Channel 2		y bits		
bit 10-8	OC2IP<2:0> 111 = Interru	: Output Compa ipt is priority 7 (ł	re Channel 2		y bits		
bit 10-8	OC2IP<2:0> 111 = Interru	: Output Compa ipt is priority 7 (ł ipt is priority 1	re Channel 2 highest priority		y bits		
	OC2IP<2:0> 111 = Interru	: Output Compa pt is priority 7 (f pt is priority 1 pt source is disa	re Channel 2 highest priority abled		y bits		
bit 7	OC2IP<2:0> 111 = Interru • • 001 = Interru 000 = Interru Unimplemer	: Output Compa pt is priority 7 (f pt is priority 1 pt source is disa nted: Read as 'o	re Channel 2 highest priority abled	/ interrupt)	-		
	OC2IP<2:0> 111 = Interru • • • • • • • • • • • • • • • • • •	: Output Compa upt is priority 7 (f upt is priority 1 upt source is disa <b>nted:</b> Read as '0 Input Capture C	re Channel 2 highest priority abled o ²	/ interrupt) rrupt Priority bit	-		
bit 7	OC2IP<2:0> 111 = Interru • • • • • • • • • • • • • • • • • •	: Output Compa pt is priority 7 (f pt is priority 1 pt source is disa nted: Read as 'o	re Channel 2 highest priority abled o ²	/ interrupt) rrupt Priority bit	-		
bit 7	OC2IP<2:0> 111 = Interru • • • • • • • • • • • • • • • • • •	: Output Compa upt is priority 7 (f upt is priority 1 upt source is disa <b>nted:</b> Read as '0 Input Capture C	re Channel 2 highest priority abled o ²	/ interrupt) rrupt Priority bit	-		
bit 7	OC2IP<2:0> 111 = Interru • 001 = Interru 000 = Interru Unimplemen IC2IP<2:0>: 111 = Interru •	: Output Compa pt is priority 7 (f pt is priority 1 pt source is disa nted: Read as '( Input Capture C pt is priority 7 (f	re Channel 2 highest priority abled o ²	/ interrupt) rrupt Priority bit	-		
bit 7	OC2IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen IC2IP<2:0>: 111 = Interru	: Output Compa pt is priority 7 (f pt is priority 1 pt source is disa nted: Read as 'c Input Capture C pt is priority 7 (f	re Channel 2 highest priority abled b' channel 2 Inte highest priority	/ interrupt) rrupt Priority bit	-		
bit 7	OC2IP<2:0> 111 = Interru	: Output Compa pt is priority 7 (f pt is priority 1 pt source is disa nted: Read as '( Input Capture C pt is priority 7 (f	re Channel 2 highest priority abled )' hannel 2 Inte highest priority	/ interrupt) rrupt Priority bit	-		

© 2009 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0
bit 15							bit
U-0		D/M/ 0		11.0			D/M/ 0
	R/W-1 SPF1IP2	R/W-0 SPF1IP1	R/W-0 SPF1IP0	U-0	R/W-1 T3IP2	R/W-0 T3IP1	R/W-0 T3IP0
bit 7					1011 2	1011 1	bit
Legend:	1. 1.4					1	
R = Readab		W = Writable			mented bit, read		
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown
bit 15	Unimplemen	ted: Read as '	כ'				
bit 14-12	U1RXIP<2:0>	: UART1 Rece	eiver Interrupt I	Priority bits			
	111 = Interrup	pt is priority 7 (	highest priority	interrupt)			
	•						
	•						
	001 = Interrup		ablad				
bit 11	•	pt source is dis <b>ted:</b> Read as '					
bit 10-8	•	SPI1 Event In		hite			
		pt is priority 7 (					
	•		ingrieet prietty				
	•						
	• 001 = Interrup	ot is priority 1					
		pt source is dis	abled				
bit 7	Unimplemen	ted: Read as '	כ'				
bit 6-4	SPF1IP<2:0>	: SPI1 Fault In	terrupt Priority	bits			
	111 = Interrup	pt is priority 7 (	highest priority	interrupt)			
	•						
	•						
	001 = Interrup 000 = Interrup	pt is priority 1 pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	D'				
bit 2-0	<b>T3IP&lt;2:0&gt;:</b> ⊺i	imer3 Interrupt	Priority bits				
	111 = Interrup	pt is priority 7 (	highest priority	interrupt)			
	•						
	•						
	• 001 = Interrup	pt is priority 1 pt source is dis					

### REGISTER 7-19: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

#### REGISTER 7-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

001 = Interrupt is priority 1 000 = Interrupt source is disabled

Unimplemented: Read as '0'

001 = Interrupt is priority 1 000 = Interrupt source is disabled

**U1TXIP<2:0>:** UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

bit 3

bit 2-0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	_	_	—	—	_
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit C
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-7 bit 6-4	AD1IP<2:0>:	t <b>ed:</b> Read as ' A/D Conversio pt is priority 7 (l	n Complete In	terrupt Priority t	bits		
	•						

© 2009 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_	CNIP2	CNIP1	CNIP0		CMIP2	CMIP1	CMIP0	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	
bit 7						0.201.111	bit (	
Legend: R = Readat	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'		
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown	
bit 15	-	ted: Read as '						
bit 14-12		nput Change N			its			
	111 = Interru	pt is priority 7 (	highest priority	(interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1 pt source is dis	ablad					
bit 11		-						
bit 10-8	-	Unimplemented: Read as '0' CMIP<2:0>: Comparator Interrupt Priority bits						
DIL 10-0		pt is priority 7 (						
	•		ingricot priority	interrupt)				
	•							
	• 001 = Interru	nt is priority 1						
		pt is priority i pt source is dis	abled					
bit 7		i <b>ted:</b> Read as '						
bit 6-4	-	>: Master I2C1		ot Priority bits				
	111 = Interru	pt is priority 7 (	highest priority	interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1						
	000 = Interru	pt source is dis	abled					
bit 3	Unimplemen	ted: Read as '	0'					
bit 2-0		Slave I2C1 E		-				
	111 = Interru	pt is priority 7 (	highest priority	interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1 pt source is dis						

### REGISTER 7-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

#### REGISTER 7-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	_	—	—	—	INT1IP2	INT1IP1	INT1IP0
bit 7					•	•	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	

			,	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 15-3 Unimplemented: Read as '0'

INT1IP<2:0>: External Interrupt 1 Priority bits

- 111 = Interrupt is priority 7 (highest priority interrupt)
- •

bit 2-0

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T4IP2	T4IP1	T4IP0		OC4IP2	OC4IP1	OC4IP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	OC3IP2	OC3IP1	OC3IP0		_	_	_
bit 7				·			bit (
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	T4IP<2:0>: ⊺	ïmer4 Interrupt	Priority bits				
	111 = Interru	pt is priority 7 (	highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled				
bit 11	000 = Interru						
bit 11 bit 10-8	000 = Interru Unimplemen	pt source is dis	0'	Interrupt Priorit	y bits		
	000 = Interru Unimplemen OC4IP<2:0>:	pt source is dis ited: Read as '	^{0'} are Channel 4		y bits		
	000 = Interru Unimplemen OC4IP<2:0>:	pt source is dis <b>ited:</b> Read as 'i Output Compa	^{0'} are Channel 4		y bits		
	000 = Interru Unimplemen OC4IP<2:0>:	pt source is dis <b>ited:</b> Read as 'i Output Compa	^{0'} are Channel 4		y bits		
	000 = Interru Unimplemen OC4IP<2:0>:	pt source is dis <b>ited:</b> Read as 'n Output Compa pt is priority 7 (l	^{0'} are Channel 4		y bits		
	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru	pt source is dis <b>ited:</b> Read as 'n Output Compa pt is priority 7 (l	^{0'} are Channel 4 highest priority		y bits		
	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru	pt source is dis <b>ited:</b> Read as 'i Output Compa pt is priority 7 (i pt is priority 1	^{0'} are Channel 4 highest priority abled		y bits		
bit 10-8 bit 7	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru	pt source is dis <b>ited:</b> Read as ' Output Compa pt is priority 7 ( pt is priority 1 pt source is dis	^{0'} are Channel 4 highest priority abled 0'	v interrupt)	-		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis <b>ited:</b> Read as ' Output Compa pt is priority 7 ( pt is priority 1 pt source is dis <b>ited:</b> Read as '	^{0'} are Channel 4 highest priority abled ^{0'} are Channel 3	v interrupt) Interrupt Priorit	-		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis ited: Read as ' Output Compa pt is priority 7 ( pt is priority 1 pt source is dis ited: Read as ' Output Compa	^{0'} are Channel 4 highest priority abled ^{0'} are Channel 3	v interrupt) Interrupt Priorit	-		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis ited: Read as ' Output Compa pt is priority 7 ( pt is priority 1 pt source is dis ited: Read as ' Output Compa	^{0'} are Channel 4 highest priority abled ^{0'} are Channel 3	v interrupt) Interrupt Priorit	-		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru Unimplemen OC3IP<2:0>: 111 = Interru	pt source is dis <b>ited:</b> Read as ' Output Compa pt is priority 7 ( pt is priority 1 pt source is dis <b>ited:</b> Read as ' Output Compa pt is priority 7 ( pt is priority 1	^{0'} are Channel 4 highest priority abled 0' are Channel 3 highest priority	v interrupt) Interrupt Priorit	-		
bit 10-8 bit 7	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru Unimplemen OC3IP<2:0>: 111 = Interru	pt source is dis ited: Read as ' Output Compa pt is priority 7 ( pt is priority 1 pt source is dis ited: Read as ' Output Compa pt is priority 7 (	^{0'} are Channel 4 highest priority abled 0' are Channel 3 highest priority	v interrupt) Interrupt Priorit	-		

#### REGISTER 7-23: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0			
bit 15		•	•	•	•	•	bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0			
bit 7							bit			
Legend:										
R = Readat	ole bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
L:4 / C		(ad. Deed as (	o'							
bit 15	-	ted: Read as '								
bit 14-12		<ul> <li>UART2 Trans pt is priority 7 (</li> </ul>		-						
	•			interrupt)						
	•									
	•									
	001 = Interru	pt is priority 1 pt source is dis	abled							
bit 11		•								
bit 10-8	Unimplemented: Read as '0' U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•		0 1 3	1 /						
	•									
	• 001 = Interru	nt is priority 1								
		pt source is dis	abled							
bit 7	Unimplemen	ted: Read as '	0'							
bit 6-4	INT2IP<2:0>:	External Inter	rupt 2 Priority b	oits						
	111 = Interru	pt is priority 7 (	highest priority	interrupt)						
	•									
	•									
	001 = Interru	pt is priority 1								
		pt source is dis	abled							
bit 3	Unimplemen	ted: Read as '	0'							
bit 2-0	T5IP<2:0>: ⊺	ïmer5 Interrupt	Priority bits							
	111 = Interru	pt is priority 7 (	highest priority	interrupt)						
	•									
	-									
	•									
	• 001 = Interru	pt is priority 1 pt source is dis								

### REGISTER 7-24: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
oit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0
bit 7							bit 0
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set	Bit is set		'0' = Bit is cleared		nown
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-4	SPI2IP<2:0>:	SPI2 Event In	terrupt Priority	bits			
	111 = Interru	pt is priority 7 (	highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
		pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	SPF2IP<2:0>	: SPI2 Fault In	terrupt Priority	bits			
	111 = Interru	pt is priority 7 (	highest priority	interrupt)			
	•						
	•						
	• 001 = Interru	nt is priority 1					
		pt is priority i pt source is dis	abled				

#### REGISTER 7-25: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0			
-IC5IP2IC5IP1IC5IP0-IC4IP2IC4IP1bit 15U-0R/W-1R/W-0R/W-0U-0U-0U-0-IC3IP2IC3IP1IC3IP0bit 7egend: R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknbit 15Unimplemented: Read as '0'		bit								
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_	IC3IP2	IC3IP1	IC3IP0	_	_	_	—			
bit 7							bit			
Legend:										
-	ole bit	W = Writable	bit	U = Unimpler	nented bit. rea	d as '0'				
				-			iown			
bit 15	Unimplemer	nted: Read as '	)'							
bit 14-12	-			errupt Priority bit	s					
510 TT 12										
	•									
	•									
	•									
bit 11	Unimplemer	nted: Read as '	כ'							
bit 10-8				errupt Priority bit	S					
bit 10-8		Input Capture C ipt is priority 7 (			S					
bit 10-8					S					
bit 10-8					s					
bit 10-8	111 = Interru • •	ıpt is priority 7 (			S					
bit 10-8	111 = Interru • • 001 = Interru		nighest priorit		S					
	111 = Interru • • 001 = Interru 000 = Interru	upt is priority 7 ( upt is priority 1 upt source is dis	nighest priorit abled		S					
bit 7	111 = Interru • • 001 = Interru 000 = Interru Unimplemen	upt is priority 7 ( upt is priority 1 upt source is dis nted: Read as '	nighest priorit abled )'	y interrupt)						
bit 7	111 = Interru • • 001 = Interru 000 = Interru Unimplemen IC3IP<2:0>:	upt is priority 7 ( upt is priority 1 upt source is dis nted: Read as ' Input Capture C	nighest priorit abled o' Channel 3 Inte	y interrupt) errupt Priority bit						
bit 7	111 = Interru • • 001 = Interru 000 = Interru Unimplemen IC3IP<2:0>:	upt is priority 7 ( upt is priority 1 upt source is dis nted: Read as '	nighest priorit abled o' Channel 3 Inte	y interrupt) errupt Priority bit						
bit 7	111 = Interru • • 001 = Interru 000 = Interru Unimplemen IC3IP<2:0>:	upt is priority 7 ( upt is priority 1 upt source is dis nted: Read as ' Input Capture C	nighest priorit abled o' Channel 3 Inte	y interrupt) errupt Priority bit						
bit 7	111 = Interru 001 = Interru 000 = Interru Unimplemen IC3IP<2:0>: 111 = Interru	upt is priority 7 ( upt is priority 1 upt source is dis nted: Read as ' Input Capture C upt is priority 7 (	nighest priorit abled o' Channel 3 Inte	y interrupt) errupt Priority bit						
bit 7	111 = Interru 001 = Interru 000 = Interru Unimplemen IC3IP<2:0>: 111 = Interru 001 = Interru	upt is priority 7 ( upt is priority 1 upt source is dis nted: Read as fu Input Capture C upt is priority 7 ( upt is priority 1	nighest priorit abled o' Channel 3 Inte nighest priorit	y interrupt) errupt Priority bit						
bit 7 bit 6-4 bit 3-0	111 = Interru 001 = Interru 000 = Interru Unimplemen IC3IP<2:0>: 111 = Interru 001 = Interru 000 = Interru	upt is priority 7 ( upt is priority 1 upt source is dis nted: Read as ' Input Capture C upt is priority 7 (	abled o ['] Channel 3 Inte nighest priorit	y interrupt) errupt Priority bit						

### REGISTER 7-26: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	-			
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_	OC5IP2	OC5IP1	OC5IP0	—	—	_			
bit 7							bit 0		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	s 'O'		
-n = Value a	at POR	'1' = Bit is set	et '0' = Bit is		ared	x = Bit is unknown			
bit 15-7	Unimplemen	ted: Read as '	0'						
bit 6-4	OC5IP<2:0>:	Output Compa	are Channel 5 I	nterrupt Priority	/ bits				
	111 = Interrup	ot is priority 7 (	highest priority	interrupt)					
	•								
	•								
	•								
	001 = Interrup		ablad						
	-	ot source is dis							
bit 3-0	3-0 Unimplemented: Read as '0'								

### REGISTER 7-27: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

### REGISTER 7-28: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15	·	•	•	•			bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	PMPIP2	PMPIP1	PMPIP0	_	_	_	_

bit	7
-----	---

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	PMPIP<2:0>: Parallel Master Port Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

© 2009 Microchip Technology Inc.

bit 0

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
		_			MI2C2IP2	MI2C2IP1	MI2C2IP0	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
—	SI2C2IP2	SI2C2IP1	SI2C2IP0	—	—		—	
bit 7							bit C	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'		
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown	
bit 15-11	Unimplemen	ted: Read as '	D'					
bit 10-8	MI2C2IP<2:0	I2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits						
	111 = Interru	pt is priority 7 (	highest priority	interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1						
	000 = Interru	pt source is dis	abled					
bit 7	Unimplemen	ted: Read as '	כ'					
bit 6-4		Slave I2C2 E	•	•				
	111 = Interru	pt is priority 7 (	highest priority	interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1						
	000 = Interru	pt source is dis	abled					
bit 3-0	Unimplemen	ted: Read as '	D'					

#### REGISTER 7-29: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

### REGISTER 7-30: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—			_		—	—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 15-11	Unimplemen	ted: Read as '0	)'				
bit 10-8	RTCIP<2:0>:	Real-Time Clo	ck/Calendar In	terrupt Priority	bits		
	111 = Interru	pt is priority 7 (ł	nighest priority	interrupt)			
	•	, .	0 1 3	1 /			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is disa	abled				
bit 7-0	Unimplemen	ted: Read as 'o	)'				
	•						

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	CRCIP2	CRCIP1	CRCIP0		U2ERIP2	U2ERIP1	U2ERIP0			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
	U1ERIP2	U1ERIP1	U1ERIP0	_	_	_	_			
bit 7							bit C			
Legend:										
R = Readat	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown			
bit 15	Unimplemen	ted: Read as 'd	)'							
bit 14-12	-			upt Priority bits						
	CRCIP<2:0>: CRC Generator Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interru	pt is priority 1	abled							
hit 11	Unimplomon	tod. Doad as '(	יר							
	-	ted: Read as '		ritu bita						
	U2ERIP<2:0>	: UART2 Error	Interrupt Prio	•						
	U2ERIP<2:0>		Interrupt Prio	•						
	U2ERIP<2:0>	: UART2 Error	Interrupt Prio	•						
	U2ERIP<2:0> 111 = Interrup • •	•: UART2 Error pt is priority 7 (f	Interrupt Prio	•						
	U2ERIP<2:0> 111 = Interrup	<ul> <li>UART2 Error</li> <li>pt is priority 7 (I</li> <li>pt is priority 1</li> </ul>	Interrupt Prio nighest priority	•						
bit 10-8	U2ERIP<2:0> 111 = Interrup	•: UART2 Error pt is priority 7 (I pt is priority 1 pt source is dis	Interrupt Prio nighest priority abled	•						
bit 10-8	U2ERIP<2:0> 111 = Interrup	<ul> <li>UART2 Error</li> <li>pt is priority 7 (I</li> <li>pt is priority 1</li> </ul>	Interrupt Prio nighest priority abled	•						
bit 10-8 bit 7	U2ERIP<2:0> 111 = Interrup	•: UART2 Error pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as '( •: UART1 Error	Interrupt Prio nighest priority abled o' Interrupt Prio	rity bits						
bit 11 bit 10-8 bit 7 bit 6-4	U2ERIP<2:0> 111 = Interrup	•: UART2 Error pt is priority 7 (I pt is priority 1 pt source is dis <b>ted:</b> Read as '(	Interrupt Prio nighest priority abled o' Interrupt Prio	rity bits						
bit 10-8 bit 7	U2ERIP<2:0> 111 = Interrup	•: UART2 Error pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as '( •: UART1 Error	Interrupt Prio nighest priority abled o' Interrupt Prio	rity bits						
bit 10-8	U2ERIP<2:0> 111 = Interrup	•: UART2 Error pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as '( •: UART1 Error	Interrupt Prio nighest priority abled o' Interrupt Prio	rity bits						
bit 10-8 bit 7	U2ERIP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen U1ERIP<2:0> 111 = Interrup .	•: UART2 Error pt is priority 7 (h pt is priority 1 pt source is disa ted: Read as '( •: UART1 Error pt is priority 7 (h	Interrupt Prio nighest priority abled o' Interrupt Prio	rity bits						
bit 10-8 bit 7	U2ERIP<2:0> 111 = Interrup	•: UART2 Error pt is priority 7 (h pt is priority 1 pt source is disa ted: Read as '( •: UART1 Error pt is priority 7 (h	Interrupt Prio nighest priority abled o' Interrupt Prio nighest priority	rity bits						

### REGISTER 7-31: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

#### REGISTER 7-32: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15			•				bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	—	—	LVDIP2	LVDIP1	LVDIP0
bit 7			•			•	bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0 LVDIP<2:0>: Low-Voltage Detect Interrupt Priority bits

- 111 = Interrupt is priority 7 (highest priority interrupt)

  - 001 = Interrupt is priority 1
  - 000 = Interrupt source is disabled

#### REGISTER 7-33: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	CTMUIP2	CTMUIP1	CTMUIP0	—	_	_	—
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-7 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	—	—	_	_	USB1IP2	USB1IP1	USB1IP0	
bit 15			•				bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-11	Unimplemen	ted: Read as '	כי					
bit 10-8	USB1IP<2:0>	: USB Interrup	t Priority bits					
	111 = Interrup	ot is priority 7 (I	nighest priority	interrupt)				
	•							
	•							
	•							
	001 = Interrup							
	000 = Interrup	ot source is dis	abled					
bit 7-0	Unimplemen	ted: Read as '	כי					

#### REGISTER 7-34: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0
CPUIRQ	—	VHOLD	—	ILR3	ILR2	ILR1	ILR0
bit 15							bit 8

U-0	R-0						
—	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	<ul> <li>CPUIRQ: Interrupt Request from Interrupt Controller CPU bit</li> <li>1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU; this happens when the CPU priority is higher than the interrupt priority</li> <li>0 = No interrupt request is unacknowledged</li> </ul>
bit 14	Unimplemented: Read as '0'
bit 13	<ul> <li>VHOLD: Vector Number Capture Configuration bit</li> <li>1 = The VECNUM bits contain the value of the highest priority pending interrupt</li> <li>0 = The VECNUM bits contain the value of the last Acknowledged interrupt (i.e., the last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending)</li> </ul>
bit 12	Unimplemented: Read as '0'
bit 11-8	ILR<3:0>: New CPU Interrupt Priority Level bits
	1111 = CPU Interrupt Priority Level is 15 • • •
	0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0
bit 7	Unimplemented: Read as '0'
bit 6-0	<pre>VECNUM&lt;6:0&gt;: Pending Interrupt Vector ID bits (pending vector number is VECNUM + 8) 0111111 = Interrupt vector pending is number 135</pre>
	0000001 = Interrupt vector pending is number 9 0000000 = Interrupt vector pending is number 8

### 7.4 Interrupt Setup Procedures

#### 7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

#### 7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

### 8.0 OSCILLATOR CONFIGURATION


Note:	This data sheet summarizes the features						
	of this group of PIC24F devices. It is not						
	intended to be a comprehensive reference						
	source. For more information, refer to the						
	"PIC24F Family Reference Manual",						
	Section 6. "Oscillator" (DS39700).						

The oscillator system for PIC24FJ64GB004 family devices has the following features:

• A total of four external and internal oscillator options as clock sources, providing 11 different clock modes

- An on-chip USB PLL block to provide a stable 48 MHz clock for the USB module, as well as a range of frequency options for the system clock
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware

A simplified diagram of the oscillator system is shown in Figure 8-1.



### FIGURE 8-1: PIC24FJ64GB004 FAMILY CLOCK DIAGRAM

### 8.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The Primary Oscillator and FRC sources have the option of using the internal USB PLL block, which generates both the USB module clock and a separate system clock from the 96 MHz PLL. Refer to **Section 8.5 "Oscillator Modes and USB Operation"** for additional information.

The Fast Internal FRC provides an 8 MHz clock source. It can optionally be reduced by the programmable clock divider to provide a range of system clock frequencies.

The selected clock source generates the processor and peripheral clock sources. The processor clock source is divided by two to produce the internal instruction cycle clock, FcY. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the Primary Oscillator.

### 8.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to **Section 26.1 "Configuration Bits"** for further details). The Primary Oscillator Configuration bits, POSCMD<1:0> (Configuration Word 2<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (Configuration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The Secondary Oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 8-1.

#### 8.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when the FCKSM<1:0> bits are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
(Reserved)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	11	100	1
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
Fast RC Oscillator (FRC)	Internal	11	000	1

### TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

### 8.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers (SFRs):

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 8-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The CLKDIV register (Register 8-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator. The OSCTUN register (Register 8-3) allows the user to fine tune the FRC Oscillator over a range of approximately  $\pm 12\%$ .

### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	R/W-0	R/W-0	R/W-0	
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	POSCEN	SOSCEN	OSWEN	
bit 7 bit 0								

Legend:	CO = Clear Only bit	SO = Set Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	COSC<2:0>: Current Oscillator Selection bits
	111 = Fast RC Oscillator with Postscaler (FRCDIV)
	110 = Reserved
	101 = Low-Power RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
	010 = Primary Oscillator (XT, HS, EC)
	001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
	000 = Fast RC Oscillator (FRC)
bit 11	Unimplemented: Read as '0'
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽¹⁾
	111 = Fast RC Oscillator with Postscaler (FRCDIV)
	110 = Reserved
	101 = Low-Power RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
	010 = Primary Oscillator (XT, HS, EC)
	001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
	000 = Fast RC Oscillator (FRC)
Note 1	Reset values for these hits are determined by the ENOSC Configuration hits

- **Note 1:** Reset values for these bits are determined by the FNOSC Configuration bits.
  - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
  - 3: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit
	If FSCM is enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit ⁽²⁾
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit ⁽³⁾
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	POSCEN: Primary Oscillator Sleep Enable bit
	1 = Primary Oscillator continues to operate during Sleep mode
	0 = Primary Oscillator disabled during Sleep mode
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enable Secondary Oscillator
	0 = Disable Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiate an oscillator switch to clock source specified by NOSC<2:0> bits
	0 = Oscillator switch is complete

- **Note 1:** Reset values for these bits are determined by the FNOSC Configuration bits.
  - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
  - 3: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
CPDIV1	CPDIV0	PLLEN	—	—	—	—	—
bit 7							bit 0
<u> </u>							
Legend:	- L-:4		L:1				
R = Readable		W = Writable bit		-	nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 15	ROI: Recover	r on Interrupt b	it				
		•		set the CPU per	ipheral clock ra	atio to 1:1	
		s have no effec					
bit 14-12	DOZE<2:0>:	CPU Periphera	al Clock Ratio	Select bits			
	111 = 1:128						
	110 = 1:64						
	101 = 1:32 100 = 1:16						
	011 = <b>1</b> :8						
	010 = <b>1</b> :4						
	001 = 1:2						
	000 = 1:1		N N				
bit 11		ZE Enable bit ⁽¹					
		::0> bits specify ipheral clock ra		oheral clock rati	0		
bit 10-8	•	FRC Postscal					
		kHz (divide by					
		Iz (divide by 64					
		Iz (divide by 32					
	100 = 500 k⊢ 011 = 1 MHz	Iz (divide by 16	5)				
	010 = 2 MHz						
	001 = 4 MHz						
	000 <b>= 8 MHz</b>	(divide by 1)					
bit 7-6			Clock Select bi	ts (postscaler s	elect from 32 M	1Hz clock bran	ch)
		divide by $8)^{(2)}$					
		divide by 4) ⁽²⁾					
	01 = 16 MHz 00 = 32 MHz						
bit 5		(united b) 1) 1Hz PLL Enable	e bit				
	1 = Enable P						
	0 = Disable F	PLL					
bit 4-0	Unimplemen	ted: Read as '	0'				
Note 1: Th	is bit is automa	atically cleared	when the ROI	bit is set and ar	n interrupt occu	rs.	

#### REGISTER 8-2: CLKDIV: CLOCK DIVIDER REGISTER

**2:** This setting is not allowed while the USB module is enabled.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_		_	_		—	_		
bit 15						•	bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_	TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾		
bit 7	·			·		•	bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	= Bit is unknown		
bit 15-6	Unimplemen	ted: Read as '	0'						
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits ⁽¹⁾						
		111 = Maximum frequency deviation							
011110 =									
	•								
	•								
000001 =									
000000 = Center frequency, oscillator is r 111111 =		, oscillator is ru	inning at factory	y calibrated free	quency				
	•								
	•								
100001 = 100000 = Minimum frequency deviation									
	100000 <b>– IVII</b>	innun nequen	cy deviation						

#### REGISTER 8-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

**Note 1:** Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

#### 8.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note:	The Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMDx
	Configuration bits. While an application can switch to and from Primary Oscillator
	mode in software, it cannot switch
	between the different primary submodes without reprogramming the device.

#### 8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM Configuration bits in CW2 must be programmed to '00'. (Refer to **Section 26.1 "Configuration Bits"** for further details.) If the FCKSM Configuration bits are unprogrammed ('1x'), the clock switching function and Fail-Safe Clock Monitor function are disabled; this is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

# 8.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled) or SOSC (if SOSCEN remains set).
  - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
    - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- 2. Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 8-1.

#### EXAMPLE 8-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in
WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON, #0

#### 8.5 Oscillator Modes and USB Operation

Because of the timing requirements imposed by USB, an internal clock of 48 MHz is required at all times while the USB module is enabled. Since this is well beyond the maximum CPU clock speed, a method is provided to internally generate both the USB and system clocks from a single oscillator source. PIC24FJ64GB004 family devices use the same clock structure as other PIC24FJ devices, but include a two-branch PLL system to generate the two clock signals.

The USB PLL block is shown in Figure 8-2. In this system, the input from the Primary Oscillator is divided down by a PLL prescaler to generate a 4 MHz output. This is used to drive an on-chip 96 MHz PLL frequency multiplier to drive the two clock branches. One branch uses a fixed, divide-by-2 frequency divider to generate the 48 MHz USB clock. The other branch uses a fixed, divide-by-3 frequency divider and configurable PLL prescaler/divider to generate a range of system clock frequencies. The CPDIV bits select the system clock speed; available clock options are listed in Table 8-2.

The USB PLL prescaler does not automatically sense the incoming oscillator frequency. The user must manually configure the PLL divider to generate the required 4 MHz output using the PLLDIV<2:0> Configuration bits. This limits the choices for Primary Oscillator frequency to a total of 8 possibilities, shown in Table 8-3.


## FIGURE 8-2: USB PLL BLOCK

# TABLE 8-2:SYSTEM CLOCK OPTIONSDURING USB OPERATION

MCU Clock Division (CPDIV<1:0>)	Microcontroller Clock Frequency
None (00)	32 MHz
÷2(01)	16 MHz
÷4 (10)	8 MHz
÷8 (11)	4 MHz

TABLE 8-3:	VALID PRIMARY OSCILLATOR
	CONFIGURATIONS FOR USB
	OPERATIONS

Input Oscillator Frequency	Clock Mode	PLL Division (PLLDIV<2:0>)
48 MHz	ECPLL	÷ <b>12</b> (111)
32 MHz	ECPLL	÷8(110)
24 MHz	HSPLL, ECPLL	÷6(101)
20 MHz	HSPLL, ECPLL	÷5 (100)
16 MHz	HSPLL, ECPLL	÷4(011)
12 MHz	HSPLL, ECPLL	÷3(010)
8 MHz	XTPLL, ECPLL	÷2(001)
4 MHz	XTPLL, ECPLL	÷1 (000)



#### 8.5.1 CONSIDERATIONS FOR USB OPERATION

When using the USB On-The-Go module in PIC24FJ64GB004 family devices, users must always observe these rules in configuring the system clock:

- For USB operation, the selected clock source (EC, HS or XT) must meet the USB clock tolerance requirements.
- The Primary Oscillator/PLL modes are the only oscillator configurations that permit USB operation. There is no provision to provide a separate external clock source to the USB module.
- All oscillator modes are available; however, USB operation is not possible when these modes are selected. They may still be useful in cases where other power levels of operation are desirable and the USB module is not needed (e.g., the application is Sleeping and waiting for bus attachment).

# 8.6 Secondary Oscillator (SOSC)

#### 8.6.1 BASIC SOSC OPERATION

PIC24FJ64GB004 family devices do not have to set the SOSCEN bit to use the Secondary Oscillator. Any module requiring the SOSC (such as RTCC, Timer1 or DSWDT) will automatically turn on the SOSC when the clock signal is needed. The SOSC, however, has a long start-up time. To avoid delays for peripheral start-up, the SOSC can be manually started using the SOSCEN bit.

To use the Secondary Oscillator, the SOSCSEL<1:0> bits (CW3<9:8>) must be configured in an oscillator mode – either '11' or '01'. Setting SOSCSEL to '00' configures the SOSC pins for Digital mode, enabling digital I/O functionality on the pins. Digital functionality will not be available if the SOSC is configured in either of the oscillator modes.

#### 8.6.2 LOW-POWER SOSC OPERATION

The Secondary Oscillator can operate in two distinct levels of power consumption based on device configuration. In Low-Power mode, the oscillator operates in a low drive strength, low-power state. By default, the oscillator uses a higher drive strength, and therefore, requires more power. The Secondary Oscillator Mode Configuration bits, SOSCSEL<1:0> (CW3<9:8>), determine the oscillator's power mode. Programming the SOSCSEL bits to '01' selects low-power operation.

The lower drive strength of this mode makes the SOSC more sensitive to noise and requires a longer start-up time. When Low-Power mode is used, care must be taken in the design and layout of the SOSC circuit to ensure that the oscillator starts up and oscillates properly.

#### 8.6.3 EXTERNAL (DIGITAL) CLOCK MODE (SCLKI)

The SOSC can also be configured to run from an external 32 kHz clock source, rather than the internal oscillator. In this mode, also referred to as Digital mode, the clock source provided on the SCLKI pin is used to clock any modules that are configured to use the Secondary Oscillator. In this mode, the crystal driving circuit is disabled and the SOSCEN bit (OSCCON<1>) has no effect.

#### 8.6.4 SOSC LAYOUT CONSIDERATIONS

The pinout limitations on low pin count devices, such as those in the PIC24FJ64GB004 family, may make the SOSC more susceptible to noise than other PIC24F devices. Unless proper care is taken in the design and layout of the SOSC circuit, this external noise may introduce inaccuracies into the oscillator's period. In general, the crystal circuit connections should be as short as possible. It is also good practice to surround the crystal circuit with a ground loop or ground plane. For more information on crystal circuit design, please refer to **Section 6 "Oscillator"** (DS39700) of the *"PIC24F Family Reference Manual"*. Additional information is also available in these Microchip Application Notes:

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PICmicro[®] Devices" (DS00826)
- AN849, "Basic PICmicro[®] Oscillator Design" (DS00849).

# 8.7 Reference Clock Output

In addition to the CLKO output (FOSC/2) available in certain oscillator modes, the device clock in the PIC24FJ64GB004 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 8-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the POSCEN bit is not also set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

DOCH	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ROEN	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—		_	_	_			
bit 7							bit (		
Legend:									
R = Readable	e bit	W = Writable I	bit	U = Unimplem	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown		
bit 15	ROEN: Refer	ence Oscillator	Output Enable	e bit					
		e oscillator enal		pin					
		e oscillator disa							
bit 14	•	ted: Read as '0							
bit 13		ference Oscilla							
	<ul> <li>1 = Reference oscillator continues to run in Sleep</li> <li>0 = Reference oscillator is disabled in Sleep</li> </ul>								
bit 12				•					
	<b>ROSEL:</b> Reference Oscillator Source Select bit 1 = Primary Oscillator used as the base clock. Note that the crystal oscillator must be enabled using								
					the crystal osc	illator must be	enabled usin		
5.1 12	1 = Primary (		as the base c	lock. Note that		illator must be	enabled using		
	1 = Primary ( the FOSO	Oscillator used	as the base c stal maintains	lock. Note that the operation in	n Sleep mode.				
bit 11-8	1 = Primary ( the FOS( 0 = System of	Oscillator used C<2:0> bits; cry	as the base c stal maintains le base clock;	lock. Note that the operation ir base clock refle	n Sleep mode.				
	1 = Primary ( the FOS( 0 = System c <b>RODIV&lt;3:0&gt;:</b> 1111 = Base	Oscillator used C<2:0> bits; cry clock used as th Reference Osci clock value divi	as the base c stal maintains le base clock; cillator Divisor ided by 32,768	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary ( the FOS( 0 = System c RODIV<3:0>: 1111 = Base 1110 = Base	Oscillator used C<2:0> bits; cry clock used as th Reference Os clock value div clock value div	as the base c stal maintains le base clock; cillator Divisor ided by 32,768 ided by 16,384	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary ( the FOS( 0 = System c <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1110 = Base 1101 = Base	Oscillator used C<2:0> bits; cry clock used as th Reference Os clock value divi clock value divi clock value divi	as the base c stal maintains le base clock; cillator Divisor ided by 32,768 ided by 16,384 ided by 8,192	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary ( the FOS( 0 = System c <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1110 = Base 1101 = Base 1100 = Base	Oscillator used C<2:0> bits; cry clock used as th Reference Os clock value div clock value div	as the base c stal maintains le base clock; cillator Divisor ided by 32,768 ided by 16,384 ided by 8,192 ided by 4,096	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary ( the FOS( 0 = System c <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1110 = Base 1101 = Base 1100 = Base 1011 = Base 1010 = Base	Oscillator used C<2:0> bits; cry clock used as the clock value divi clock value divi	as the base c stal maintains base clock; cillator Divisor ided by 32,768 ided by 16,384 ided by 8,192 ided by 4,096 ided by 2,048 ided by 1,024	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary ( the FOS( 0 = System c <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1110 = Base 1101 = Base 1010 = Base 1011 = Base 1010 = Base 1001 = Base	Oscillator used C<2:0> bits; cry clock used as the clock value diving clock value diving	as the base c stal maintains le base clock; cillator Divisor ided by 32,768 ided by 16,384 ided by 16,384 ided by 4,096 ided by 2,048 ided by 1,024 ided by 512	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary ( the FOSC 0 = System c <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1100 = Base 1011 = Base 1011 = Base 1010 = Base 1001 = Base 1001 = Base	Oscillator used C<2:0> bits; cry clock used as the clock value divi clock value divi	as the base c stal maintains le base clock; cillator Divisor ided by 32,768 ided by 16,384 ided by 16,384 ided by 4,096 ided by 2,048 ided by 1,024 ided by 512 ided by 256	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary ( the FOSC 0 = System c <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1101 = Base 1100 = Base 1011 = Base 1010 = Base 1001 = Base 1000 = Base 0111 = Base	Oscillator used C<2:0> bits; cry clock used as the clock value divi clock value divi	as the base c stal maintains base clock; cillator Divisor ided by 32,768 ided by 16,384 ided by 1,024 ided by 2,048 ided by 2,048 ided by 1,024 ided by 512 ided by 256 ided by 128	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary ( the FOSC 0 = System c <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1100 = Base 1011 = Base 1010 = Base 1010 = Base 1001 = Base 1000 = Base 0111 = Base 0111 = Base	Oscillator used C<2:0> bits; cry clock used as the clock value divi clock value divi	as the base c stal maintains base clock; cillator Divisor ided by 32,768 ided by 16,384 ided by 8,192 ided by 4,096 ided by 2,048 ided by 2,048 ided by 1,024 ided by 512 ided by 512 ided by 256 ided by 128 ided by 64	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary 0 the FOS0 0 = System 0 <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1100 = Base 1010 = Base 1010 = Base 1001 = Base 1000 = Base 0111 = Base 0110 = Base 0110 = Base 0101 = Base 0101 = Base	Oscillator used C<2:0> bits; cry clock used as the Reference Oscillator value divi clock value divi	as the base c stal maintains base clock; cillator Divisor ided by 32,768 ided by 16,384 ided by 16,384 ided by 4,096 ided by 2,048 ided by 2,048 ided by 1,024 ided by 512 ided by 512 ided by 256 ided by 128 ided by 64 ided by 32 ided by 16	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary 0 the FOS0 0 = System 0 <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1100 = Base 1011 = Base 1010 = Base 1010 = Base 1000 = Base 0111 = Base 0111 = Base 0110 = Base 0101 = Base 0101 = Base 0101 = Base 0101 = Base	Oscillator used C<2:0> bits; cry clock used as the Reference Oscillator value divi clock value divi	as the base c stal maintains base clock; cillator Divisor ided by 32,768 ided by 32,768 ided by 32,768 ided by 4,096 ided by 4,096 ided by 2,048 ided by 2,048 ided by 1,024 ided by 512 ided by 512 ided by 512 ided by 512 ided by 256 ided by 128 ided by 64 ided by 32 ided by 16 ided by 8	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary 0 the FOS0 0 = System 0 <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1100 = Base 1011 = Base 1010 = Base 1001 = Base 0101 = Base 0111 = Base 0111 = Base 0110 = Base 0101 = Base 0101 = Base 0101 = Base 0101 = Base 0101 = Base	Oscillator used C<2:0> bits; cry clock used as the Reference Osci clock value divi clock value divi	as the base c stal maintains base clock; cillator Divisor ided by 32,768 ided by 32,768 ided by 32,768 ided by 4,096 ided by 4,096 ided by 2,048 ided by 2,048 ided by 1,024 ided by 512 ided by 512 ided by 512 ided by 256 ided by 128 ided by 4	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				
	1 = Primary 0 the FOS0 0 = System 0 <b>RODIV&lt;3:0&gt;:</b> 1111 = Base 1100 = Base 1011 = Base 1010 = Base 1001 = Base 0101 = Base 0111 = Base 0111 = Base 0110 = Base 0101 = Base 0101 = Base 0101 = Base 0101 = Base 0101 = Base	Oscillator used C<2:0> bits; cry clock used as the Reference Osci clock value divi clock value divi	as the base c stal maintains base clock; cillator Divisor ided by 32,768 ided by 32,768 ided by 32,768 ided by 4,096 ided by 4,096 ided by 2,048 ided by 2,048 ided by 1,024 ided by 512 ided by 512 ided by 512 ided by 256 ided by 128 ided by 4	lock. Note that the operation ir base clock refle Select bits	n Sleep mode.				

# REGISTER 8-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

# 9.0 POWER-SAVING FEATURES

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not			
	intended to be a comprehensive reference			
	source. For more information, refer to the			
	"PIC24F Family Reference Manual",			
	Section 39. "Power-Saving Features			
	with Deep Sleep" (DS39727).			

The PIC24FJ64GB004 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep, Idle and Deep Sleep modes
- · Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

#### 9.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0** "Oscillator Configuration".

#### 9.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals except RTCC and DSWDT. It also freezes I/O states and removes power to SRAM and Flash memory. The assembly syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

#### 9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC, with LPRC as clock source, is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

PWRSAV #SLEEP_MODE	; Put the device into SLEEP mode
PWRSAV #IDLE_MODE	; Put the device into IDLE mode
BSET DSCON, #DSEN	; Enable Deep Sleep
PWRSAV #SLEEP_MODE	; Put the device into Deep SLEEP mode

# 9.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

#### 9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction (except for Deep Sleep) will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

# 9.2.4 DEEP SLEEP MODE

In PIC24FJ64GB004 family devices, Deep Sleep mode is intended to provide the lowest levels of power consumption available, without requiring the use of external switches to completely remove all power from the device. Entry into Deep Sleep mode is completely under software control. Exit from Deep Sleep mode can be triggered from any of the following events:

- POR event
- MCLR event
- RTCC alarm (If the RTCC is present)
- External Interrupt 0
- Deep Sleep Watchdog Timer (DSWDT) time-out

In Deep Sleep mode, it is possible to keep the device Real-Time Clock and Calendar (RTCC) running without the loss of clock cycles.

The device has a dedicated Deep Sleep Brown-out Reset (DSBOR) and a Deep Sleep Watchdog Timer Reset (DSWDT) for monitoring voltage and time-out events. The DSBOR and DSWDT are independent of the standard BOR and WDT used with other power-managed modes (Sleep, Idle and Doze). Note: Since Deep Sleep mode powers down the microcontroller by turning off the on-chip VDDCORE voltage regulator, Deep Sleep capability is available only when operating with the internal regulator enabled.

# 9.2.4.1 Entering Deep Sleep Mode

Deep Sleep mode is entered by setting the DSEN bit in the DSCON register, and then executing a SLEEP instruction (PWRSAV #SLEEP_MODE) within one to three instruction cycles to minimize the chance that Deep Sleep will be spuriously entered.

If the PWRSAV command is not given within three instruction cycles, the DSEN bit will be cleared by the hardware and must be set again by the software before entering Deep Sleep mode. The DSEN bit is also automatically cleared when exiting the Deep Sleep mode.

Note:	To re-enter Deep Sleep after a Deep Sleep
	wake-up, allow a delay of at least 3 TCY
	after clearing the RELEASE bit.

The sequence to enter Deep Sleep mode is:

- 1. If the application requires the Deep Sleep WDT, enable it and configure its clock source (see **Section 9.2.4.7 "Deep Sleep WDT**" for details).
- If the application requires Deep Sleep BOR, enable it by programming the DSBOREN Configuration bit (CW4<6>).
- 3. If the application requires wake-up from Deep Sleep on RTCC alarm, enable and configure the RTCC module (see Section 20.0 "Real-Time Clock and Calendar (RTCC)" for more information).
- 4. If needed, save any critical application context data by writing it to the DSGPR0 and DSGPR1 registers (optional).
- 5. Enable Deep Sleep mode by setting the DSEN bit (DSCON<15>).
- 6. Enter Deep Sleep mode by immediately issuing a PWRSAV #0 instruction.

Any time the DSEN bit is set, all bits in the DSWAKE register will be automatically cleared.

# 9.2.4.2 Special Cases when Entering Deep Sleep Mode

When entering Deep Sleep mode, there are certain circumstances that require a delay between setting the DSEN bit and executing the PWRSAV instruction. These can be generally reduced to three scenarios:

- 1. Scenario (1): use an external wake-up source (INT0) or the RTCC
- 2. Scenario (2): with application-level interrupts that can be temporarily disabled
- 3. Scenario (3): with interrupts that must be monitored

In the first scenario, the application requires a wake-up from Deep Sleep on the assertion of the INT0 pin or the RTCC interrupt. In this case, three NOP instructions must be inserted to properly synchronize the detection of an asynchronous INT0 interrupt after the device enters Deep Sleep mode. If the application does not use wake-up on INT0 or RTCC, the NOP instructions are optional.

In the second scenario, the application also uses interrupts which can be briefly ignored. With these applications, an interrupt event during the execution of the NOP instructions may cause an ISR to be executed. This means that more than three instruction cycles will elapse before returning to the code and that the DSEN bit will be cleared. To prevent the missed entry into Deep Sleep, temporarily disable interrupts prior to entering Deep Sleep mode. Invoking the DISI instruction for four cycles is sufficient to prevent interrupts from disrupting Deep Sleep entry.

In the third scenario, interrupts cannot be ignored even briefly; constant interrupt detection is required, even during the interval between setting DSEN and executing the PWRSAV instruction. For these cases, it is possible to disable interrupts and test for an interrupt condition. skipping the PWRSAV instruction if necessary. Testing for interrupts can be accomplished by checking the status of the CPUIRQ bit (INTTREG<15>); if an unserviced interrupt is pending, this bit will be set. If CPUIRQ is set prior to executing the PWRSAV instruction, the instruction is skipped. At this point, the DISI instruction has expired (being more than 4 instructions from when it was executed) and the application vectors to the appropriate ISR. When the application returns, it can either attempt to re-enter Deep Sleep mode or perform some other system function. In either case, the application must have some functional code located, following the PWRSAV instruction. in the event that the PWRSAV instruction is skipped and the device does not enter Deep Sleep mode.

Examples for implementing these cases are shown in Example 9-2. It is recommended that an assembler, or in-line C routine be used in these cases, to ensure that the code executes in the number of cycles required.

#### EXAMPLE 9-2: IMPLEMENTING THE SPECIAL CASES FOR ENTERING DEEP SLEEP

```
// Case 1: simplest delay scenario
11
asm("bset DSCON, #15");
asm("nop");
asm("nop");
asm("nop");
asm("pwrsav #0");
11
// Case 2: interrupts disabled
11
asm("disi #4");
asm("bset DSCON, #15");
asm("nop");
asm("nop");
asm("nop");
asm("pwrsav #0");
11
// Case 3: interrupts disabled with
// interrupt testing
11
asm("disi #4");
asm("bset DSCON, #15");
asm("nop");
asm("nop");
asm("btss INTTREG, #15");
asm("pwrsav #0");
// continue with application code here
11
```

## 9.2.4.3 Exiting Deep Sleep Mode

Deep Sleep mode exits on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the  $\overline{\text{MCLR}}$  pin.
- Assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

# **Note:** Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep mode generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and DSWDT.

Wake-up events that occur from the time Deep Sleep exits, until the time that the POR sequence completes, are ignored and are not captured in the DSWAKE register.

The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- 5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

### 9.2.4.4 Deep Sleep Wake-up Time

Since wake-up from Deep Sleep results in a POR, the wake-up time from Deep Sleep is the same as the device POR time. Also, because the internal regulator is turned off, the voltage on VCAP may drop depending on how long the device is asleep. If VCAP has dropped below 2V, then there will be additional wake-up time while the regulator charges VCAP.

Deep Sleep wake-up time is specified in **Section 29.0 "Electrical Characteristics"** as TDSWU. This specification indicates the worst case wake-up time, including the full POR Reset time (including TPOR and TRST), as well as the time to fully charge a 10  $\mu$ F capacitor on VCAP which has discharged to 0V. Wake-up may be significantly faster if VCAP has not discharged.

### 9.2.4.5 Saving Context Data with the DSGPR0/DSGPR1 Registers

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VDDCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.

Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

#### 9.2.4.6 I/O Pins During Deep Sleep

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRIS bit set) prior to entry into Deep Sleep remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRIS bit clear) prior to entry into Deep Sleep remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LAT bit at the time of entry into Deep Sleep. Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance and pins configured as outputs continue to drive their previous value. After waking up, the TRIS and LAT registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>) the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRIS and LAT bit values.

This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a MCLR Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid and the RELEASE bit will remain set. The state of the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since RELEASE is still set, changes to the SOSCEN bit (OSCCON<1>) cannot take effect until the RELEASE bit is cleared.

In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

#### 9.2.4.7 Deep Sleep WDT

To enable the DSWDT in Deep Sleep mode, program the Configuration bit, DSWDTEN (CW4<7>). The device Watchdog Timer (WDT) need not be enabled for the DSWDT to function. Entry into Deep Sleep mode automatically resets the DSWDT.

The DSWDT clock source is selected by the DSWDTOSC Configuration bit (CW4<4>). The postscaler options are programmed by the DSWDTPS<3:0> Configuration bits (CW4<3:0>). The minimum time-out period that can be achieved is 2.1 ms and the maximum is 25.7 days. For more details on the CW4 Configuration register and DSWDT configuration options, refer to **Section 26.0 "Special Features"**.

#### 9.2.4.8 Switching Clocks in Deep Sleep Mode

Both the RTCC and the DSWDT may run from either SOSC or the LPRC clock source. This allows both the RTCC and DSWDT to run without requiring both the LPRC and SOSC to be enabled together, reducing power consumption.

Running the RTCC from LPRC will result in a loss of accuracy in the RTCC of approximately 5 to 10%. If an accurate RTCC is required, it must be run from the SOSC clock source. The RTCC clock source is selected with the RTCOSC Configuration bit (CW4<5>).

Under certain circumstances, it is possible for the DSWDT clock source to be off when entering Deep Sleep mode. In this case, the clock source is turned on automatically (if DSWDT is enabled), without the need for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to avoid this delay when using SOSC as a clock source, the application can activate SOSC prior to entering Deep Sleep mode.

#### 9.2.4.9 Checking and Clearing the Status of Deep Sleep

Upon entry into Deep Sleep mode, the status bit, DPSLP (RCON<10>), becomes set and must be cleared by software.

On power-up, the software should read this status bit to determine if the Reset was due to an exit from Deep Sleep mode and clear the bit if it is set. Of the four possible combinations of DPSLP and POR bit states, three cases can be considered:

- Both the DPSLP and POR bits are cleared. In this case, the Reset was due to some event other than a Deep Sleep mode exit.
- The DPSLP bit is clear, but the POR bit is set. This is a normal Power-on Reset.
- Both the DPSLP and POR bits are set. This means that Deep Sleep mode was entered, the device was powered down and Deep Sleep mode was exited.

# 9.2.4.10 Power-on Resets (PORs)

VDD voltage is monitored to produce PORs. Since exiting from Deep Sleep functionally looks like a POR, the technique described in **Section 9.2.4.9** "**Checking and Clearing the Status of Deep Sleep**" should be used to distinguish between Deep Sleep and a true POR event.

When a true POR occurs, the entire device, including all Deep Sleep logic (Deep Sleep registers, RTCC, DSWDT, etc.) is reset.

# 9.2.4.11 Summary of Deep Sleep Sequence

To review, these are the necessary steps involved in invoking and exiting Deep Sleep mode:

- 1. Device exits Reset and begins to execute its application code.
- 2. If DSWDT functionality is required, program the appropriate Configuration bit.
- 3. Select the appropriate clock(s) for the DSWDT and RTCC (optional).
- 4. Enable and configure the RTCC (optional).
- 5. Write context data to the DSGPRx registers (optional).
- 6. Enable the INT0 interrupt (optional).
- 7. Set the DSEN bit in the DSCON register.
- 8. Enter Deep Sleep by issuing a PWRSV #SLEEP_MODE command.
- 9. Device exits Deep Sleep when a wake-up event occurs.
- 10. The DSEN bit is automatically cleared.
- 11. Read and clear the DPSLP status bit in RCON, and the DSWAKE status bits.
- 12. Read the DSGPRx registers (optional).
- 13. Once all state related configurations are complete, clear the RELEASE bit.
- 14. Application resumes normal operation.

R/W-0, HC	U-0	U-0	U-0	U-0	U-0	U-0	U-0
DSEN ⁽¹⁾	_	—	_	—	— —	_	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HCS	R/C-0, HS
				—	_	DSBOR ^(1,2,3)	RELEASE ^(1,2)
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	C = Cleara	ble bit	U = Unimplemer	nted, read as '0'
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown							
HC = Hardwar		HS = Hardwar	e Settable bit			rable/Settable bit	
bit 15	DSEN: Deep S	Sleep Enable b	it(1)				
	1 = Device ent	ers Deep Slee	p when PWRSA	v #0 is exe	ecuted in th	e next instruction	
	0 = Device ent	ers normal Sle	ep when PWRS	AV #0 is e	xecuted		
bit 14-2	Unimplement						
bit 1	DSBOR: Deep	Sleep BOR E	vent Status bit	1,2,3)			
		R was active a					
					t detect a B	OR event during [	Deep Sleep
bit 0	RELEASE: I/C						
			ntain their state	s following	exit from De	eep Sleep, regard	less of their LAT
		configuration	eleased from t	heir Deen S	leen states	. The pin state is	controlled by the
	•	RIS configurat		•	•		
Note 1: The	ese bits are rese	t only in the ca	ise of a POR e	vent outside	of Deep SI	eep mode.	
	set value is '0' fo						
				_			

3: This is a status bit only; a DSBOR event will NOT cause a wake-up from Deep Sleep.

REGISTER 9-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER										
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS			
	—	—	—	—	—	—	DSINT0 ⁽¹			
bit 15							bit			
R/W-0, HS	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS			
DSFLT ⁽¹⁾	_	_	DSWDT ⁽¹⁾	DSRTC ⁽¹⁾	DSMCLR ⁽¹⁾	_	DSPOR ⁽²			
bit 7							bit			
Legend:		HS = Hardw	are Settable bit							
R = Readabl	e bit	W = Writable	e bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is un	known			
oit 7	0 = External DSFLT: Dee 1 = A Fault corrupte	Interrupt 0 was p Sleep Fault I occurred during d	s asserted during s not asserted d Detected bit ⁽¹⁾ g Deep Sleep ar during Deep Sle	uring Deep Sle		ation settings	may have be			
bit 6-5		nted: Read as	•	cop						
bit 4	•		hdog Timer Time	e-out bit(1)						
~	1 = The Dee	p Sleep Watch	dog Timer timeo dog Timer did n	d out during De		)				
bit 3	DSRTC: Rea	al-Time Clock a	and Calendar Ala	arm bit ⁽¹⁾						
		<ul> <li>1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep</li> <li>0 = The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep</li> </ul>								
bit 2	$1 = \text{The } \overline{\text{MCL}}$	DSMCLR: Deep Sleep MCLR Event bit ⁽¹⁾ 1 = The MCLR pin was asserted during Deep Sleep 0 = The MCLR pin was not asserted during Deep Sleep								
bit 1	Unimpleme	nted: Read as	·0'							
bit 0	DSPOR: Pov	wer-on Reset E	Event bit ⁽²⁾							
			ircuit was active ircuit was not ac				R event			
Note 1: Th	nis bit can onlv	be set while th	e device is in D	eep Sleep moo	de.					

- Note 1: This bit can only be set while the device is in Deep Sleep mode.
  - 2: This bit can be set outside of Deep Sleep.

### 9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

#### 9.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named "XXXMD", located in one of the PMD Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as setting the PMD bit does. Most peripheral modules have an enable bit; exceptions include input capture, output compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications. NOTES:

# 10.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 12. *"I/O Ports with Peripheral Pin Select (PPS)"* (DS39711).

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

## 10.1 Parallel I/O (PIO) Ports


A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/Os. The Data Direction register (TRIS) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LAT), read the latch. Writes to the Output Latch register, write the latch. Reads from the port (PORT), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LAT and TRIS registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of outputs.



#### FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE

### 10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

## **10.2 Configuring Analog Port Pins**

The AD1PCFGL and TRIS registers control the operation of the A/D port pins. Setting a port pin as an analog input also requires that the corresponding TRIS bit be set. If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

#### 10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP (Example 10-1).

#### EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

# 10.2.2 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should be avoided.

Table 10-1 summarizes the input voltage capabilities. Refer to **Section 29.0 "Electrical Characteristics"** for more details.

Port or Pin	Tolerated Input	Description
PORTA<4:0>	Vdd	Only VDD input levels
PORTB<15:13>		tolerated.
PORTB<4:0>		
PORTC<3:0>(1)		
PORTA<10:7> ⁽¹⁾	5.5V	Tolerates input levels
PORTB<11:7>		above VDD, useful for
PORTB<5>		most standard logic.
PORTC<9:4> ⁽¹⁾		

#### TABLE 10-1: INPUT VOLTAGE TOLERANCE

**Note 1:** Not available on 28-pin devices.

## **10.3** Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ64GB004 family of devices to generate interrupt requests to the processor in response to a change of state on selected input pins. This feature is capable of detecting input change of states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 81 external inputs that may be selected (enabled) for generating an interrupt request on a change of state.

Registers, CNEN1 and CNEN2, contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin has a weak pull-up connected to it. The pull-up acts as a current source that is connected to the pin. This eliminates the need for external resistors when push button or keypad devices are connected. The pull-ups are separately enabled using the CNPU1 and CNPU2 registers (for pull-ups). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up for the corresponding pin.

When the internal pull-up is selected, the pin pulls up to VDD - 0.7V (typical). Make sure that there is no external pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

## 10.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

#### 10.4.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 25 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation "RPn" in their full pin designation, where "n" is the remappable pin number.

See Table 1-2 for a summary of pinout options in each package offering.

#### 10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

Peripheral Pin Select is not available for  $I^2C^{TM}$  change notification inputs, RTCC alarm outputs or peripherals with analog inputs.

A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

#### 10.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (for example, OC and UART transmit) take priority over any general purpose digital functions permanently tied to that pin, such as PMP and port I/O. Specialized digital outputs, such as USB functionality, take priority over PPS outputs on the same pin. The pin diagrams at the beginning of this data sheet list peripheral outputs in order of priority. Refer to them for priority concerns on a particular pin.

Unlike devices with fixed peripherals, pin-selectable peripheral inputs never take ownership of a pin. The pin's output buffer is controlled by the pin's TRIS bit setting, or by a fixed peripheral on the pin. If the pin is configured in Digital mode, then the PPS input will operate correctly, reading the input. If an analog function is enabled on the same pin, the pin-selectable input will be disabled.

#### 10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of Special Function Registers: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

## 10.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-14). Each register contains up to two sets of 5-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Select options supported by the device.

Input Name	Function Name	Register	Function Mapping Bits
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Input Capture 2	IC2	RPINR7	IC2R<5:0>
Input Capture 3	IC3	RPINR8	IC3R<5:0>
Input Capture 4	IC4	RPINR8	IC4R<5:0>
Input Capture 5	IC5	RPINR9	IC5R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<5:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<5:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<5:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<5:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<5:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<5:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<5:0>
Timer1 External Clock	nal Clock T1CK RPINR2 T1C		T1CKR<5:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<5:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<5:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<5:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<5:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<5:0>
UART2 Receive	U2RX	RPINR19	U2RXR<5:0>

### TABLE 10-2: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾

**Note 1:** Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

#### 10.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains up to two 5-bit fields, with each field being associated with one RPn pin (see Register 10-15 through Register 10-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-3).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

TABLE 10-3:	SELECTABLE OUTPUT SOURCES	(MAPS FUNCTION TO OUTPUT)

Output Function Number ⁽¹⁾	Function	Output Name
0	NULL ⁽²⁾	Null
1	C1OUT	Comparator 1 Output
2	C2OUT	Comparator 2 Output
3	U1TX	UART1 Transmit
4	U1RTS ⁽³⁾	UART1 Request To Send
5	U2TX	UART2 Transmit
6	U2RTS ⁽³⁾	UART2 Request To Send
7	SDO1	SPI1 Data Output
8	SCK1OUT	SPI1 Clock Output
9	SS1OUT	SPI1 Slave Select Output
10	SDO2	SPI2 Data Output
11	SCK2OUT	SPI2 Clock Output
12	SS2OUT	SPI2 Slave Select Output
18	OC1	Output Compare 1
19	OC2	Output Compare 2
20	OC3	Output Compare 3
21	OC4	Output Compare 4
22	OC5	Output Compare 5
23-28	(unused)	NC
29	CTPLS	CTMU Output Pulse
30	C3OUT	Comparator 3 Output
31	(unused)	NC

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA[®] BCLK functionality uses this output.

#### 10.4.3.3 Mapping Limitations

The control schema of the Peripheral Pin Select is extremely flexible. Other than systematic blocks that prevent signal contention caused by two physical pins being configured as the same functional input, or two functional outputs configured as the same pin, there are no hardware enforced lock outs. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

#### 10.4.3.4 PPS Mapping Exceptions for PIC24FJ64GB0 Family Devices

Although the PPS registers allow for up to 32 remappable pins, not all of these are implemented in all devices. Exceptions and unimplemented RPn pins are listed in Table 10-4.

#### TABLE 10-4: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ64GB004 FAMILY DEVICES

Device Pin	RP Pins (I/O)			
Count	Total	Unimplemented		
28 Pin	15	RP12, RP16-RP25		
44 Pin	25	RP12		

#### 10.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- · Continuous state monitoring
- Configuration bit remapping lock

#### 10.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

#### 10.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

#### 10.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

#### 10.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '11111' and all RPORx registers reset to '00000', all Peripheral Pin Select inputs are tied to Vss and all Peripheral Pin Select outputs are disconnected.

Note:	RP31 does not have to exist on a device
	for the registers to be reset to it, or for
	peripheral pin outputs to be tied to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use. Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs, nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a Peripheral Pin Select.

Example 10-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

#### EXAMPLE 10-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

// Unlock Regis	tere	
asm volatile		#OSCCON w1\n"
asiii voracrie		#0x46, w2\n"
		#0x40, w2\n #0x57, w3\n"
		w2, [w1]\n"
		w3, [w1]\n"
	"BCTK	OSCCON,#6");
// Configure Ir // Assign U RPINR18bits	1RX To	
// Assign U RPINR18bits		
// Configure Ou // Assign U	-	nctions (Table 9-2)
RPOR1bits.R		
// Assign U	1879 70	Din RD3
RPOR1bits.R		
// Lock Registe	ers	
asm volatile	( "MOV	#OSCCON, w1\n"
	" MO	V #0x46, w2∖n"
	" MO	V #0x57, w3∖n"
	" MO	V.b w2, [w1]\n"
		V.b w3, [w1]\n"
	"BS	ET OSCCON, #6");

#### 10.4.6 PERIPHERAL PIN SELECT REGISTERS

The PIC24FJ64GB004 family of devices implements a total of 27 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (14)
- Output Remappable Peripheral Registers (13)

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 10.4.4.1 "Control Register Lock" for a specific command sequence.

## REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		—	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **INT1R<4:0>:** Assign External Interrupt 1 (INT1) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

#### REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15	•			•	•	•	bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INT2R<4:0>: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	T3CKR<4:0>: Assign Timer3 External Clock (T3CK) to Corresponding RPn or RPIn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	T2CKR<4:0>: Assign Timer2 External Clock (T2CK) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **T5CKR<4:0>:** Assign Timer5 External Clock (T5CK) to Corresponding RPn or RPIn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 T4CKR<4:0>: Assign Timer4 External Clock (T4CK) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—		IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	IC2R<4:0>: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	IC1R<4:0>: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-6: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15							
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	-	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 IC4R<4:0>: Assign Input Capture 4 (IC4) to Corresponding RPn or RPIn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 IC3R<4:0>: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-7: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—			—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 IC5R<4:0>: Assign Input Capture 5 (IC5) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	_	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8
11.0	11.0	11.0					

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—		OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 OCFBR<4:0>: Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 OCFAR<4:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

#### REGISTER 10-9: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—		U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 U1CTSR<4:0>: Assign UART1 Clear to Send (U1CTS) to Corresponding RPn or RPIn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 U1RXR<4:0>: Assign UART1 Receive (U1RX) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-10: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re-	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 U2CTSR<4:0>: Assign UART2 Clear to Send (U2CTS) to Corresponding RPn or RPIn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 U2RXR<4:0>: Assign UART2 Receive (U2RX) to Corresponding RPn or RPIn Pin bits

REGISTER 10-11:	RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20
-----------------	--------------------------------------------------

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	_	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13	Unimplemented: Read as '0'
bit 12-8	SCK1R<4:0>: Assign SPI1 Clock Input (SCK1IN) to Corresponding RPn or RPIn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI1R<4:0>: Assign SPI1 Data Input (SDI1) to Corresponding RPn or RPIn Pin bits

## REGISTER 10-12: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS1R<4:0>: Assign SPI1 Slave Select Input (SS1IN) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-13: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—		SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	SCK2R<4:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI2R<4:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-14: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

#### REGISTER 10-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'	
-----------	----------------------------	--

- bit 12-8**RP1R<4:0<:** RP1 Output Pin Mapping bits<br/>Peripheral output number n is assigned to pin, RP1 (see Table 10-3 for peripheral function numbers).bit 7-5**Unimplemented:** Read as '0'
- bit 4-0 **RP0R<4:0>:** RP0 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP0 (see Table 10-3 for peripheral function numbers).

#### REGISTER 10-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** RP3 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP3 (see Table 10-3 for peripheral function numbers). bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **RP2R<4:0>:** RP2 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP2 (see Table 10-3 for peripheral function numbers).

© 2009 Microchip Technology Inc.

#### REGISTER 10-17: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP5R4	RP5R3	RP5R2	RP5R1	RP5R0
bit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7		·					bit
Legend:							
R = Readable bit W = Writab		W = Writable	bit U = Unimplemented bit, read as		d as '0'		
-n = Value at POR '1' = Bit is se		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-13	Unimplemented: Read as '0	)'
-----------	---------------------------	----

- bit 12-8
   RP5R<4:0>: RP5 Output Pin Mapping bits⁽¹⁾

   Peripheral output number n is assigned to pin, RP5 (see Table 10-3 for peripheral function numbers).

   bit 7-5
   Unimplemented: Read as '0'
- bit 4-0 **RP4R<4:0>:** RP4 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP4 (see Table 10-3 for peripheral function numbers).

### REGISTER 10-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
Legend:							
							Dit
bit 7				1			bit
_	—	_	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit
—	—	—	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** RP7 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP7 (see Table 10-3 for peripheral function numbers).

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** RP6 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP6 (see Table 10-3 for peripheral function numbers).

x = Bit is unknown

#### REGISTER 10-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

Legend:							
bit 7							bit 0
—		_	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
_	—	—	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP9R<4:0>: RP9 Output Pin Mapping bits
	Peripheral output number n is assigned to pin, RP9 (see Table 10-3 for peripheral function numbers).
bit 7-5	Unimplemented: Read as '0'
bit 4-0	<b>RP8R&lt;4:0&gt;:</b> RP8 Output Pin Mapping bits

'0' = Bit is cleared

Peripheral output number n is assigned to pin, RP8 (see Table 10-3 for peripheral function numbers).

#### REGISTER 10-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

'1' = Bit is set

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

-n = Value at POR

bit 12-8 **RP11R<4:0>:** RP11 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP11 (see Table 10-3 for peripheral function numbers).

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** RP10 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP10 (see Table 10-3 for peripheral function numbers).

© 2009 Microchip Technology Inc.

### REGISTER 10-21: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—	—	—	—	_
bit 7							bit C
Legend:							
R = Readable	ble bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8**RP13R<4:0>:** RP13 Output Pin Mapping bits<br/>Peripheral output number n is assigned to pin, RP13 (see Table 10-3 for peripheral function numbers).bit 7-0**Unimplemented:** Read as '0'

### REGISTER 10-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP15R4	RP15R3	RP15R2	RP15R1	RP15R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** RP15 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP0 (see Table 10-3 for peripheral function numbers).bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** RP14 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP14 (see Table 10-3 for peripheral function numbers).

# REGISTER 10-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP17R<4:0>: RP17 Output Pin Mapping bits
	Peripheral output number n is assigned to pin, RP17 (see Table 10-3 for peripheral function numbers).
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP16R<4:0>: RP16 Output Pin Mapping bits
	Peripheral output number n is assigned to pin, RP16 (see Table 10-3 for peripheral function numbers).

Note 1: This register is unimplemented in 28-pin devices; all bits read as '0'.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0
bit 7							bit 0

# REGISTER 10-24: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9⁽¹⁾

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP19R<4:0>:** RP19 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP19 (see Table 10-3 for peripheral function numbers).

- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 RP18R<4:0>: RP18 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP18 (see Table 10-3 for peripheral function numbers).

Note 1: This register is unimplemented in 28-pin devices; all bits read as '0'.

© 2009 Microchip Technology Inc.

# REGISTER 10-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7			•				bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is se		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-13	Unimplemen	ted: Read as '	D'				
bit 12-8	RP21R<4:0>: RP21 Output Pin Mapping bits						

- Peripheral output number n is assigned to pin, RP21 (see Table 10-3 for peripheral function numbers).
  bit 7-5 Unimplemented: Read as '0'
  bit 4-0 RP20R<4:0>: RP20 Output Pin Mapping bits
  - Peripheral output number n is assigned to pin, RP20 (see Table 10-3 for peripheral function numbers).

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7							bit 0

#### REGISTER 10-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11⁽¹⁾

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP23R<4:0>:** RP23 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP23 (see Table 10-3 for peripheral function numbers).

bit 7-5 Unimplemented: Read as '0'

bit 4-0**RP22R<4:0>:** RP22 Output Pin Mapping bitsPeripheral output number n is assigned to pin, RP22 (see Table 10-3 for peripheral function numbers).

Note 1: This register is unimplemented in 28-pin devices; all bits read as '0'.

Note 1: This register is unimplemented in 28-pin devices; all bits read as '0'.

REGISTER 10-27:	<b>RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12⁽¹⁾</b>

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_	—	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0	
bit 7		•			•	•	bit 0	
Legend:								
R = Readab	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value a	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8	RP25R<5:0>:	RP25 Output	Pin Mapping b	its				
	Peripheral out	tput number n i	is assigned to p	oin, RP25 (see	Table 10-3 for	peripheral func	tion numbers).	
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4-0	<b>RP24R&lt;5:0&gt;:</b> RP24 Output Pin Mapping bits							
		•						

Peripheral output number n is assigned to pin, RP24 (see Table 10-3 for peripheral function numbers).

**Note 1:** This register is unimplemented in 28-pin devices; all bits read as '0'.

^{© 2009} Microchip Technology Inc.

NOTES:

### 11.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter


Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



#### FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON		TSIDL				_	—				
bit 15							bit				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
—	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own				
							-				
bit 15	TON: Timer1	On bit									
	1 = Starts 16										
	0 = Stops 16-										
bit 14	-	ted: Read as '									
bit 13	<b>TSIDL:</b> Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode										
					emode						
bit 12-7	0 = Continue module operation in Idle mode Unimplemented: Read as '0'										
bit 6	TGATE: Time	r1 Gated Time	Accumulation	Enable bit							
	When TCS = 1:										
	This bit is ignored.										
	<u>When TCS =</u> 1 = Catod tin	<u>o:</u> ne accumulatio	n onablod								
		ne accumulatio									
bit 5-4	TCKPS<1:0>: Timer1 Input Clock Prescale Select bits										
	11 = 1:256										
	10 = 1.64										
	01 = 1:8 00 = 1:1										
bit 3		ted: Read as '	ז'								
bit 2	-			hronization Sel	ect bit						
	<b>TSYNC:</b> Timer1 External Clock Input Synchronization Select bit When TCS = 1:										
	1 = Synchronize external clock input										
	0 = Do not synchronize external clock input										
	When TCS = 0:										
1.11.4	This bit is igno										
bit 1		Clock Source S		ricing odgo)							
		clock from T10 clock (Fosc/2)		nang euge)							
bit 0		ted: Read as '	)'								

## REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER⁽¹⁾

### 12.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704).

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two Independent 16-Bit Timers with all 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period Register Match
- ADC Event Trigger (Timer4/5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the ADC event trigger; this is implemented only with Timer5. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 12-1; T3CON and T5CON are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note:	For 32-bit operation, T3CON and T5CON
	control bits are ignored. Only T2CON and
	T4CON control bits are used for setup and
	control. Timer2 and Timer4 clock and gate
	inputs are utilized for the 32-bit timer
	modules, but an interrupt is generated with
	the Timer3 or Timer5 interrupt flags.


To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TxCK) must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word of the value while PR2 (or PR4) contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE; use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR3:TMR2 (or TMR5:TMR4). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE; use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit (TxCON<15> = 1).



#### FIGURE 12-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM

3: The ADC event trigger is available only on Timer 2/3 in 32-bit mode and Timer 3 in 16-bit mode.





FIGURE 12-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL	—	_	_	—	_
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
	TGATE	TCKPS1	TCKPS0	T32 ⁽¹⁾	_	TCS ⁽²⁾	
oit 7							bi
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own
bit 15		<u>N&lt;3&gt; = 1:</u> 2-bit Timerx/y 2-bit Timerx/y <u>N&lt;3&gt; = 0:</u> 6-bit Timerx					
oit 14	•	nted: Read as '	0'				
pit 13	-	in Idle Mode bi					
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>						
bit 12-7	Unimpleme	nted: Read as '	0'				
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit						
		nored. <u>= 0:</u> me accumulatic					
bit 5-4	<pre>0 = Gated time accumulation disabled TCKPS&lt;1:0&gt;: Timerx Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8</pre>						
bit 3	00 = 1:1 <b>T32:</b> 32-Bit ]	Timer Mode Sel	ect bit ⁽¹⁾				
	1 = Timerx a 0 = Timerx a	and Timery form and Timery act a de, T3CON cont	a single 32-bit as two 16-bit tin	ners	er operation.		
oit 2	Unimpleme	nted: Read as '	0'				
oit 1	1 = Externa	Clock Source S al clock from pin clock (Fosc/2)		rising edge)			
bit 0	Unimpleme	nted: Read as '	0'				
Note 1: Ir	n 32-bit mode. t	he T3CON or T	5CON control b	its do not affec	t 32-bit timer o	operation.	
<b>2:</b> If	TCS = 1, RPIN		st be configured			more informatic	on, see
		lue of TxCON v		running (TON		he timer prescal	o countor t

## **3:** Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

## REGISTER 12-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER⁽³⁾

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	—	TSIDL ⁽¹⁾	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
			$T \cap K \cap O(1)$			тсе(1,2)	

		-	-				
—	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾	—	—	TCS ^(1,2)	—
bit 7							bit 0

Legend:								
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15	1 = Start	iery On bit ⁽¹⁾ s 16-bit Timery s 16-bit Timery						
bit 14	•	mented: Read as '0'						
bit 13	TSIDL: S	TSIDL: Stop in Idle Mode bit ⁽¹⁾						
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>							
bit 12-7	Unimple	mented: Read as '0'						
bit 6	<u>When TC</u> This bit is <u>When TC</u> 1 = Gate	TGATE: Timery Gated Time Accumulation Enable bit ⁽¹⁾ When TCS = 1:         This bit is ignored.         When TCS = 0:         1 = Gated time accumulation enabled         0 = Gated time accumulation disabled						
bit 5-4	TCKPS<	1:0>: Timery Input Clock Pres	scale Select bits ⁽¹⁾					
	11 = 1:25 10 = 1:64 01 = 1:8 00 = 1:1	6						
bit 3-2	Unimple	mented: Read as '0'						
bit 1	1 = Exter	ery Clock Source Select bit ^{(1,} mal clock from pin TyCK (on t nal clock (Fosc/2)						
bit 0	Unimple	mented: Read as '0'						
		operation is enabled (T2CON timer functions are set throug	, ·	e bits have no effect on Timery				
2:	If TCS = $1.F$	RPINRx (TxCK) must be confi	gured to an available RPn pir	n. See Section 10.4 "Peripheral				

- 2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
- **3:** Changing the value of TyCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

NOTES:

### 13.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 34. "Input Capture with Dedicated Timer" (DS39722).

Devices in the PIC24FJ64GB004 family all feature 9 independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- · Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 13-1) and ICxCON2 (Register 13-2). A general block diagram of the module is shown in Figure 13-1.

### 13.1 General Operating Modes


#### 13.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the input capture module operates in a free-running mode. The internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL bits to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

When the SYNCSEL bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).



### 13.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd-numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (ICy) provides the Most Significant 16 bits. Wrap-arounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

### 13.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx, or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every 4th or 16th). Interrupts can be independently configured to generate on each event or a subset of events.

To set up the module for capture operations:

- 1. Configure the ICx input for one of the available Peripheral Pin Select pins.
- 2. If Synchronous mode is to be used, disable the sync source before proceeding.
- 3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- 4. Set the SYNCSEL bits (ICxCON2<4:0>) to the desired sync/trigger source.
- 5. Set the ICTSEL bits (ICxCON1<12:10>) for the desired clock source.
- 6. Set the ICI bits (ICxCON1<6:5>) to the desired interrupt frequency
- 7. Select Synchronous or Trigger mode operation:
  - a) Check that the SYNCSEL bits are not set to '00000'.
  - b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
  - c) For Trigger mode, set ICTRIG and clear the TRIGSTAT bit (ICxCON2<6>).
- 8. Set the ICM bits (ICxCON1<2:0>) to the desired operational mode.
- 9. Enable the selected trigger/sync source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- 1. Set the IC32 bits for both modules (ICyCON2<8> and (ICxCON2<8>), enabling the even-numbered module first. This ensures the modules will start functioning in unison.
- 2. Set the ICTSEL and SYNCSEL bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSEL and SYNCSEL settings.
- Clear the ICTRIG bit of the even module (ICyCON2<7>); this forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
- 4. Use the odd module's ICI bits (ICxCON1<6:5>) to the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
- Note: For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
- Use the ICM bits of the odd module (ICxCON1<2:0>) to set the desired capture mode.

The module is ready to capture events when the time base and the trigger/sync source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the lsw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (perform automatically by hardware).

REGISTER 13-1: ICXCON1: INPUT CAPTURE & CONTROL REGISTER 1	REGISTER 13-1:	ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1
------------------------------------------------------------	----------------	---------------------------------------------

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0				
_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		_				
bit 15	·						bit 8				
U-0	R/W-0	R/W-0	R-0, HCS	R-0, HCS	R/W-0	R/W-0	R/W-0				
—	ICI1	ICI0	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾				
bit 7							bit				
Legend:		HCS = Hardv	vare Clearable/S	Settable bit							
R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'				d as '0'							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15-14	l Inimplemer	nted: Read as '	٥'								
bit 13	-		o dule Stop in Idle	e Control bit							
	•	•	Its in CPU Idle								
	0 = Input cap	oture module co	ntinues to oper	ate in CPU Idle	e mode						
bit 12-10			e Timer Select I	oits							
	•	111 = System clock (Fosc/2)									
		110 = Reserved 101 = Reserved									
	100 = Timer1										
	011 = Timer5										
		010 = Timer4									
	001 = Timer2 000 = Timer3										
bit 9-7		• nted: Read as '	0'								
bit 6-5	-		Captures per Ir	nterrupt bits							
			h capture even	-							
	10 = Interrupt on every third capture event										
	01 = Interrupt on every second capture event										
hit 1	00 = Interrupt on every capture event										
bit 4	-	ICOV: Input Capture x Overflow Status Flag bit (read-only) 1 = Input capture overflow occurred									
	<ul> <li>I = Input capture overflow occurred</li> <li>0 = No input capture overflow occurred</li> </ul>										
bit 3	ICBNE: Inpu	t Capture x Buf	fer Empty Statu	s bit (read-only	/)						
	<ul> <li>1 = Input capture buffer is not empty, at least one more capture value can be read</li> <li>0 = Input capture buffer is empty</li> </ul>										
bit 2-0			ode Select bits ^{(*}	1)							
DIL 2-0			capture function		oin only when a	levice is in Slee	n or Idle mod				
			nly, all other cor								
		ed (module disa			,						
			ode: capture or								
	<ul> <li>100 = Prescaler Capture mode: capture on every 4th rising edge</li> <li>011 = Simple Capture mode: capture on every rising edge</li> </ul>										
	010 = Simple Capture mode: capture on every falling edge 001 = Edge Detect Capture mode: capture on every edge (rising and falling); ICI<1:0 bits do not control										
	010 = Simpl					ng); ICI<1:0 bits	do not contr				
	010 = Simpl 001 = Edge intern		mode: capture or this mode			ng); ICI<1:0 bits	do not contr				

Note 1: The ICx input must also be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".

#### REGISTER 13-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_		—	—	—	—	—	IC32
bit 15							bit 8
R/W-0		U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG	R/W-0, HS TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7	TRIGSTAT		STNCSEL4	STNUSELS	STNUSELZ	STINUSELI	bit 0
							bit 0
Legend:		HS = Hardwa	re Settable bit				
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-9	-	ted: Read as '		(00 hit			
bit 8				(32-bit operation 2-bit module (the state of the state o		set in both mor	lules)
			ently as a 16-bit				
bit 7		Frigger/Sync Se					
				SYNCSELx bit d by SYNCSE			
bit 6	-	mer Trigger Sta	-				
bit o				s running (set ir	n hardware, cai	n be set in soft	ware)
	0 = Timer sou	urce has not be	en triggered ar	nd is being held	d clear		
bit 5	-	ted: Read as '					
bit 4-0	SYNCSEL<4: 11111 = Rese		nchronization S	Source Selectio	on bits		
	11111 = Rese						
	11101 = Rese						
	11100 = CTN 11011 = A/D ⁽						
	11010 <b>= Com</b>	parator 3 ⁽¹⁾					
	11001 = Com 11000 = Com						
	10111 <b>= Inpu</b>	t Capture 4					
	10110 = Inpu 10101 = Inpu						
	10100 = Inpu						
	10011 = Rese						
	10010 = Rese 1000x = Rese						
	01111 <b>= Time</b>	er5					
	01110 = Time 01101 = Time						
	01100 <b>= Time</b>	er2					
	01011 = Time 01010 = Inpu						
	01001 = Rese						
	01000 = Rese						
	00111 = Rese 00110 = Rese						
	00101 = Outp	out Compare 5					
		out Compare 4 out Compare 3					
	00010 = Outp	out Compare 2					
		out Compare 1	any other me	dulo			
	00000 = Not	synchronized to	o any other mo	uule			

**Note 1:** Use these inputs as trigger sources only and never as sync sources.

### 14.0 OUTPUT COMPARE WITH DEDICATED TIMERS

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	Section 35. "Output Capture with
	Dedicated Timer" (DS39723).

Devices in the PIC24FJ64GB004 family all feature 9 independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce Pulse-Width Modulated (PWM) waveforms for driving power applications.

Key features of the output compare module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- Two separate Period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

### 14.1 General Operating Modes

#### 14.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the output compare module operates in a free-running mode. The internal 16-bit counter, OCxTMR, runs counts up continuously, wrapping around from FFFFh to 0000h on each overflow with its period synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the Period registers occurs.


In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.

Free-running mode is selected by default, or any time that the SYNCSEL bits (OCxCON2<4:0>) are set to '00000'. Synchronous or Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

### 14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16-bit Timer and Duty Cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd-numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even-numbered module (OCy) provides the Most Significant 16 bits. Wrap-arounds of the OCx registers cause an increment of their corresponding OCy registers.

Cascaded operation is configured in hardware by setting the OC32 bits (OCxCON2<8>) for both modules.



#### FIGURE 14-1: OUTPUT COMPARE BLOCK DIAGRAM (16-BIT MODE)

### 14.2 Compare Operations

In Compare mode (Figure 14-1), the output compare module can be configured for single-shot or continuous pulse generation; it can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
  - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
  - b) Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
  - c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 3. Write the rising edge value to OCxR and the falling edge value to OCxRS.
- 4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL<4:0> bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSEL bits to '00000' (no sync/trigger source).
- Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bit for the selected timer which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.
- 8. Set the OCM<2:0> bits for the appropriate compare operation (= 0xx).

For 32-bit cascaded operation, these steps are also necessary:

- Set the OC32 bits for both registers (OCyCON2<8> and (OCxCON2<8>). Enable the even-numbered module first to ensure the modules will start functioning in unison.
- Clear the OCTRIG bit of the even module (OCyCON2), so the module will run in Synchronous mode.
- 3. Configure the desired output and Fault settings for OCy.
- 4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
- If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGSTAT (OCxCON2<6>) and SYNCSEL (OCxCON2<4:0>) bits.
- Configure the desired Compare or PWM mode of operation (OCM<2:0>) for OCy first, then for OCx.

Depending on the output mode selected, the module holds the OCx pin in its default state and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes and after each OCxRS match in Double Compare modes.

Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.


#### 14.3 Pulse-Width Modulation (PWM) Mode

In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are double-buffered (buffer registers are internal to the module and are not mapped into SFR space).

To configure the output compare module for PWM operation:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- 2. Calculate the desired duty cycles and load them into the OCxR register.
- 3. Calculate the desired period and load it into the OCxRS register.
- Select the current OCx as the synchronization source by writing 0x1F to SYNCSEL<4:0> (OCxCON2<4:0>) and '0' to OCTRIG (OCxCON2<7>).

- 5. Select a clock source by writing the OCTSEL2<2:0> (OCxCON<12:10>) bits.
- 6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 7. Select the desired PWM mode in the OCM<2:0> (OCxCON1<2:0>) bits.
- If a timer is selected as a clock source, set the TMRy prescale value and enable the time base by setting the TON (TxCON<15>) bit.
- Note: This peripheral contains input and output functions that may need to be configured by the Peripheral Pin Select. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.



#### FIGURE 14-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)

#### 14.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 14-1.

## EQUATION 14-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period =  $[(PRy) + 1] \bullet TCY \bullet (Timer Prescale Value)$ 

where: PWM Frequency = 1/[PWM Period]

**Note 1:** Based on TCY = TOSC * 2, Doze mode and PLL are disabled.

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

#### 14.3.2 PWM DUTY CYCLE


The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100% duty cycle).

See Example 14-1 for PWM mode timing details. Table 14-1 and Table 14-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

### EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾



**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

### EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

 Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where Fosc = 8 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1. TCY = 2 * Tosc = 62.5 ns PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 μs PWM Period = (PR2 + 1) • TCY • (Timer2 Prescale Value) 19.2 μs = (PR2 + 1) • 62.5 ns • 1 PR2 = 306
 Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution = log₁₀(FCY/FPWM)/log₁₀2) bits = (log₁₀(16 MHz/52.08 kHz)/log₁₀2) bits = 8.3 bits

**Note 1:** Based on TCY = 2 * TOSC, Doze mode and PLL are disabled.

### 14.4 Subcycle Resolution

The DCB bits (OCxCON2<10:9>) provide for resolution better than one instruction cycle. When used, they delay the falling edge generated by a match event by a portion of an instruction cycle.

For example, setting DCB<1:0> = 10 causes the falling edge to occur halfway through the instruction cycle in which the match event occurs, instead of at the beginning. These bits cannot be used when OCM<2:0> = 001. When operating the module in PWM mode (OCM<2:0> = 110 or 111), the DCB bits will be double-buffered. The DCB bits are intended for use with a clock source identical to the system clock. When a timer with enabled prescaler is used, the falling edge delay caused by the DCB bits will be referenced to the system clock period rather than the timer's period.

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

<b>TABLE 14-2:</b>	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz) ⁽¹⁾	

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

#### REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2 ⁽²⁾	ENFLT1
bit 15							bit 8

R/W-0	R/W-0, HCS	R/W-0, HCS	R/W-0, HCS	R/W-0	R/W-0	R/W-0	R/W-0
ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2 ⁽¹⁾	OCM1 ⁽¹⁾	OCM0 ⁽¹⁾
bit 7							bit 0

Legend:	HCS = Hardware Cleara	HCS = Hardware Clearable/Settable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14 Unim	plemented: Read as '0
bit 15-14 Unim	plemented: Read as '0

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare x in Idle Mode Control bit
	1 = Output compare x halts in CPU Idle mode
	0 = Output compare x continues to operate in CPU Idle mode
bit 12-10	OCTSEL<2:0>: Output Compare x Timer Select bits
	111 = System clock
	110 = Reserved
	101 = Reserved 100 = Timer1
	011 = Timer5
	010 = Timer4
	001 = Timer3
1.11.0	000 = Timer2
bit 9	ENFLT2: Comparator Fault Input Enable bit ⁽²⁾
	<ul> <li>1 = Comparator Fault input is enabled</li> <li>0 = Comparator Fault input is disabled</li> </ul>
bit 8	ENFLT1: OCFB Fault Input Enable bit
bit o	1 = OCFB Fault input is enabled
	0 = OCFB Fault input is disabled
bit 7	ENFLT0: OCFA Fault Input Enable bit
	1 = OCFA Fault input is enabled
	0 = OCFA Fault input is disabled
bit 6	<b>OCFLT2:</b> PWM Comparator Fault Condition Status bit ⁽²⁾
	1 = PWM comparator Fault condition has occurred (this is cleared in hardware only)
	0 = PWM comparator Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
bit 5	OCFLT1: PWM OCFB Fault Input Enable bit
	<ul> <li>1 = PWM OCFB Fault condition has occurred (this is cleared in hardware only)</li> <li>0 = PWM OCFB Fault condition has not occurred (this bit is used only when OCM&lt;2:0&gt; = 111)</li> </ul>
bit 4	<b>OCFLT0:</b> PWM OCFA Fault Condition Status bit
bit i	1 = PWM OCFA Fault condition has occurred (this is cleared in hardware only)
	0 = PWM OCFA Fault condition has not occurred (this bit is used only when OCM<2:0> = 111)
bit 3	TRIGMODE: Trigger Status Mode Select bit
	1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
	0 = TRIGSTAT is only cleared by software
Note 1:	The OCx output must also be configured to an available RPn pin. For more information, see Section 10.4
	"Peripheral Pin Select (PPS)".
э.	The comparator module used for Fault input varies with the OCX module, OC1 and OC2 use Comparator 1:

**2:** The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3.

#### **REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)**

- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits⁽¹⁾
  - 111 = Center-Aligned PWM mode on OCx
    - 110 = Edge-Aligned PWM mode on OCx
    - 101 = Double Compare Continuous Pulse mode: initialize OCx pin low, toggle OCx state continuously on alternate matches of OCxR and OCxRS
    - 100 = Double Compare Single-Shot mode: initialize OCx pin low, toggle OCx state on matches of OCxR and OCxRS for one cycle
    - 011 = Single Compare Continuous Pulse mode: compare events continuously toggle OCx pin
    - 010 = Single Compare Single-Shot mode: initialize OCx pin high, compare event forces OCx pin low
    - 001 = Single Compare Single-Shot mode: initialize OCx pin low, compare event forces OCx pin high
    - 000 = Output compare channel is disabled
- **Note 1:** The OCx output must also be configured to an available RPn pin. For more information, see **Section 10.4 "Peripheral Pin Select (PPS)"**.
  - **2:** The comparator module used for Fault input varies with the OCx module. OC1 and OC2 use Comparator 1; OC3 and OC4 use Comparator 2; OC5 uses Comparator 3.

#### REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

HS = Hardware Settable bit

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1 ⁽³⁾	DCB0 ⁽³⁾	OC32
bit 15							bit 8

R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

R = Read	lable bit W = Writable b	it U = Unimplemented b	it, read as '0'
-n = Valu	e at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	FLTMD: Fault Mode Select bit	t	
		until the Fault source is removed a	nd the corresponding OCFLT0 bit is
	cleared in software	until the Foult course is removed on	d a new DWM naried starts
h:+ 4 4		until the Fault source is removed an	id a new P will period starts
bit 14	FLTOUT: Fault Out bit	h an a Fault	
	<ul> <li>1 = PWM output is driven hig</li> <li>0 = PWM output is driven low</li> </ul>		
bit 13	FLTTRIEN: Fault Output State		
	1 = Pin is forced to an output		
	0 = Pin I/O condition is unaffe		
bit 12	OCINV: OCMP Invert bit		
	1 = OCx output is inverted		
	0 = OCx output is not invertee	d	
bit 11	Unimplemented: Read as '0'	(2)	
bit 10-9	DCB<1:0>: OC Pulse-Width L		
	11 = Delay OCx falling edge t 10 = Delay OCx falling edge t		
	01 = Delay OCx falling edge t		
		at start of the instruction cycle	
bit 8	OC32: Cascade Two OC Mod	lules Enable bit (32-bit operation)	
	1 = Cascade module operation		
	0 = Cascade module operation		
bit 7	OCTRIG: OCx Trigger/Sync S		
		designated by SYNCSELx bits urce designated by SYNCSELx bits	
bit 6	TRIGSTAT: Timer Trigger Stat		
bit 0	1 = Timer source has been tr		
		en triggered and is being held clear	
bit 5	OCTRIS: OCx Output Pin Dire	ection Select bit	
	1 = OCx pin is tri-stated		
	0 = Output compare periphera	al x connected to OCx pin	
Note 1:	Never use an OC module as its or SYNCSEL setting.	wn trigger source, either by selecting	this mode or another equivalent
2:	Ŭ	es only and never as sync sources.	
3:		when $OCINV = 1$ . The bits have no e	ffect when the
	OCM bits (OCxCON1<1: $\overline{0}$ ) = 00		

Legend:

#### **OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)** REGISTER 14-2:

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
- 11111 = This OC module⁽¹⁾ 11110 = Reserved 11101 = Reserved 11100 = CTMU⁽²⁾ 11011 = A/D⁽²⁾ 11010 = Comparator 3⁽²⁾ 11001 = Comparator 2⁽²⁾ 11000 = Comparator 1⁽²⁾ 10111 = Input Capture 4⁽²⁾ 10110 = Input Capture 3⁽²⁾ 10101 = Input Capture 2⁽²⁾ 10100 = Input Capture 1⁽²⁾ 100xx = Reserved 01111 = Timer5 01110 = Timer4 01101 = Timer3 01100 = Timer2 01011 = Timer1 01010 = Input Capture 5⁽²⁾ 01001 = Reserved 01000 = Reserved 00111 = Reserved 00110 = Reserved 00101 = Output Compare 5⁽¹⁾ 00100 = Output Compare  $4^{(1)}$ 00011 = Output Compare 3⁽¹⁾ 00010 = Output Compare  $2^{(1)}$ 00001 = Output Compare 1⁽¹⁾ 00000 = Not synchronized to any other module
- Note 1: Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
  - 2: Use these inputs as trigger sources only and never as sync sources.
  - 3: These bits affect the rising edge when OCINV = 1. The bits have no effect when the OCM bits (OCxCON1<1:0>) = 001.

### 15.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 23. "Serial Peripheral Interface (SPI)" (DS39699).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP interfaces. All devices of the PIC24FJ64GB004 family include three SPI modules

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note: Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported. The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode,  $\overline{SSx}$  is not used. In the 2-pin mode, both SDOx and  $\overline{SSx}$  are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 15-1 and Figure 15-2.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the 3 SPI modules.


To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

### FIGURE 15-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)




To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



REGISTER	15-1: SPIx8	STAT: SPIx S	FATUS AND	CONTROL R	EGISTER					
R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0			
SPIEN ⁽¹⁾	—	SPISIDL	_	—	SPIBEC2	SPIBEC1	SPIBEC0			
bit 15							bit 8			
			DAALO		DAMA		D 0			
R-0	R/C-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0			
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF			
							bit C			
Legend:		C = Clearable	bit	HS = Hardware Settable bit						
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	<b>SPIEN:</b> SPIx 1 = Enables r 0 = Disables	nodule and cor	figures SCKx,	SDOx, SDIx a	nd SSx as seria	al port pins				
bit 14	Unimplemen	ted: Read as '	)'							
bit 13	SPISIDL: Sto	p in Idle Mode	bit							
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>									
bit 12-11	Unimplemen	ted: Read as '	)'							
bit 10-8	SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) <u>Master mode:</u> Number of SPI transfers pending. <u>Slave mode:</u> Number of SPI transfers unread.									
bit 7	<ul> <li>SRMPT: Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode)</li> <li>1 = SPIx Shift register is empty and ready to send or receive</li> <li>0 = SPIx Shift register is not empty</li> </ul>									
bit 6	SPIROV: Receive Overflow Flag bit									
	<ul> <li>1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.</li> <li>0 = No overflow has occurred</li> </ul>									
bit 5	SRXMPT: Receive FIFO Empty bit (valid in Enhanced Buffer mode)									
		FIFO is empty FIFO is not em								
bit 4-2	SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode) 111 = Interrupt when SPIx transmit buffer is full (SPITBF bit is set) 110 = Interrupt when last bit is shifted into SPIxSR; as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR; now the transmit is complete 100 = Interrupt when one data is shifted into the SPIxSR; as a result, the TX FIFO has one open spo 011 = Interrupt when SPIx receive buffer is full (SPIRBF bit is set) 010 = Interrupt when SPIx receive buffer is 3/4 or more full 001 = Interrupt when data is available in receive buffer (SRMPT bit is set) 000 = Interrupt when the last data in the receive buffer is read; as a result, the buffer is empty (SRXMPT bit set)									
	SPIEN = 1, the Peripheral Pin	se functions mu			Pn pins before	use. See <b>Sect</b>	ion 10.4			

### REGISTER 15-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

#### REGISTER 15-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not vet started; SPIxTXB is full 0 = Transmit started; SPIxTXB is empty In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.
- **Note 1:** If SPIEN = 1, these functions must be assigned to available RPn pins before use. See **Section 10.4** "**Peripheral Pin Select (PPS)**" for more information.


U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—			DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN ⁽⁴	) CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0			
bit 7							bit			
Legend:										
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'				
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own			
		1 - Dit 13 30	•				own			
bit 15-13	Unimplemer	nted: Read as '	0'							
bit 12	•			modes only) ⁽¹⁾	1					
			abled; pin funct							
	0 = Internal S	SPI clock is en	abled							
bit 11		able SDOx pin								
		n is not used b n is controlled	y module; pin fu	unctions as I/O						
bit 10	-		nunication Sele	at hit						
		•								
	<ul> <li>1 = Communication is word-wide (16 bits)</li> <li>0 = Communication is byte-wide (8 bits)</li> </ul>									
bit 9	SMP: SPIx Data Input Sample Phase bit									
	Master mode									
			nd of data outp							
	Slave mode:	la sampled at n	niddle of data o	utput time						
		e cleared when	SPIx is used in	Slave mode.						
bit 8	CKE: SPIx C	lock Edge Sele	ect bit ⁽³⁾							
		•		n from active cl	ock state to Idl	e clock state (s	ee bit 6)			
				n from Idle cloc	k state to active	e clock state (s	ee bit 6)			
bit 7			(Slave mode) I	oit ⁽⁴⁾						
		used for Slave		olled by port fur	nction					
bit 6		Polarity Select	•	Shed by port fur						
		•		e state is a low	level					
			<b>U</b> .	e state is a high						
bit 5	MSTEN: Mas	ster Mode Enat	ole bit							
	1 = Master n									
	0 = Slave m	ode								
Note 1:	If DISSCK = 0, S Select (PPS)" fo			available RPn	pin. See <b>Sectio</b>	on 10.4 "Perip	heral Pin			
2:	If DISSDO = 0, S	DOx must be o	configured to ar	n available RPn	pin. See <b>Secti</b>	on 10.4 "Perip	oheral Pin			
э.	Select (PPS)" fo			don Thousars	hould program	this hit to 'a' fo	r the Freme			
3:	SPI modes (FRM	The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).								
4:	If SSEN = 1, $\overline{SS}$	c must be config	gured to an ava	ilable RPn pin.	See Section 1	0.4 "Periphera	al Pin Selec			

#### REGISTER 15-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)
  - 111 = Secondary prescale 1:1
  - 110 = Secondary prescale 2:1
  - ... 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)
  - 11 = Primary prescale 1:1
  - 10 = Primary prescale 4:1
  - 01 = Primary prescale 16:1
  - 00 = Primary prescale 64:1
- Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
  - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
  - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
  - 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.


#### REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	SPIFPOL	_	—	_	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
_	<u> </u>		_		_	SPIFE	SPIBEN			
bit 7							bit 0			
Legend:	- h:#		:4		antad hit var					
R = Readable		W = Writable b								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unkr	nown			
bit 15	EDMEN. Fra	med SPIV Suppo	ort bit							
bit 15	FRMEN: Framed SPIx Support bit 1 = Framed SPIx support enabled									
	0 = Framed SPIX support disabled									
bit 14	<b>SPIFSD:</b> Frame Sync Pulse Direction Control on $\overline{SSx}$ Pin bit									
	1 = Frame sync pulse input (slave)									
	0 = Frame sync pulse output (master)									
bit 13	SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only)									
	1 = Frame sync pulse is active-high									
	-	nc pulse is activ								
bit 12-2	Unimplemented: Read as '0'									
bit 1	SPIFE: Frame Sync Pulse Edge Select bit									
	<ul> <li>1 = Frame sync pulse coincides with first bit clock</li> <li>0 = Frame sync pulse precedes first bit clock</li> </ul>									
	SPIBEN: Enhanced Buffer Enable bit									
hit 0		nancod Quittor Lr								
bit 0	••••	nanced Buffer Er d buffer enabled								




#### FIGURE 15-3: SPI MASTER/SLAVE CONNECTION (STANDARD MODE)
























© 2009 Microchip Technology Inc.

## EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler * Secondary Prescaler

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

### TABLE 15-1: SAMPLE SCK FREQUENCIES^(1,2)

FCY = 16 MHz		Secondary Prescaler Settings					
		1:1	2:1	4:1	6:1	8:1	
Primary Prescaler Settings	1:1	Invalid	8000	4000	2667	2000	
	4:1	4000	2000	1000	667	500	
	16:1	1000	500	250	167	125	
	64:1	250	125	63	42	31	
FCY = 5 MHz							
Primary Prescaler Settings	1:1	5000	2500	1250	833	625	
	4:1	1250	625	313	208	156	
	16:1	313	156	78	52	39	
	64:1	78	39	20	13	10	

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: SCKx frequencies shown in kHz.

# 16.0 INTER-INTEGRATED CIRCUIT $(I^2C^{TM})$

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 24. "Inter-Integrated Circuit™ (I²C™)" (DS39702).

The Inter-Integrated Circuit  $(I^2C)$  module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.


The I²C module supports these features:


- · Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications.
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL
- A block diagram of the module is shown in Figure 16-1.

## 16.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.





### 16.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator (BRG) reload value, use Equation 16-1.

#### EQUATION 16-1: COMPUTING BAUD RATE RELOAD VALUE^(1,2)

 $FscL = \frac{FcY}{I2CxBRG + 1 + \frac{FcY}{10,000,000}}$ or  $I2CxBRG = \left(\frac{FcY}{FscL} - \frac{FcY}{10,000,000}\right) - 1$ 

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-1: I²C[™] CLOCK RATES^(1,2)

### 16.3 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses: '0000000' and '0100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 16-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Demuined Suptem Feet	Fox	I2CxBI		
Required System Fsc∟	FCY	FCY (Decimal) (Hexadecimal)		Actual FSCL
100 kHz	16 MHz	157	9D	100 kHz
100 kHz	8 MHz	78	4E	100 kHz
100 kHz	4 MHz	39	27	99 kHz
400 kHz	16 MHz	37	25	404 kHz
400 kHz	8 MHz	18	12	404 kHz
400 kHz	4 MHz	9	9	385 kHz
400 kHz	2 MHz	4	4	385 kHz
1 MHz	16 MHz	13	D	1.026 MHz
1 MHz	8 MHz	6	6	1.026 MHz
1 MHz	4 MHz	3	3	0.909 MHz

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-2:  $I^2C^{TM}$  RESERVED ADDRESSES⁽¹⁾

Slave Address	R/W Bit	Description					
0000 000	0	General Call Address ⁽²⁾					
0000 000	1	Start Byte					
0000 001	x	Cbus Address					
0000 010	x	Reserved					
0000 011	x	Reserved					
0000 1xx	x	HS Mode Master Code					
1111 1xx	x	Reserved					
1111 0xx	x	10-Bit Slave Upper Byte ⁽³⁾					

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.

- 2: The address will be Acknowledged only if GCEN = 1.
- 3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0		
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN		
bit 15						•	bit 8		
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC		
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7							bit 0		
Legend:		UC - Hardwr	are Clearable bi	+					
R = Readab	la hit				antad hit raas				
		W = Writable		-	nented bit, read				
-n = Value a	( POR	'1' = Bit is se	[	'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	12CEN: 12Cx	Enable bit							
			e and configure	s the SDAx an	d SCI x nins as	serial nort nin	e		
			le. All I ² C pins a				0		
bit 14	Unimplemer	nted: Read as '	0'						
bit 13	I2CSIDL: Sto	p in Idle Mode	bit						
	1 = Discontin	ues module op	eration when de	evice enters ar	Idle mode				
	0 = Continue	s module opera	ation in Idle mod	le					
bit 12	SCLREL: SC	CLx Release Co	ontrol bit (when	operating as I ²	C Slave)				
	1 = Releases SCLx clock								
	0 = Holds SCLx clock low (clock stretch)								
	$\frac{\text{If STREN} = 1}{\text{Bit is } R/W}$		y write '0' to ini	tiate stretch an	d write '1' to re	lease clock) H	lardware clear		
			ission. Hardwa						
	If STREN = 0								
			ay only write '1	' to release cl	ock). Hardware	e clear at begir	nning of slave		
	transmission								
bit 11		-	Management I						
	1 = IPMI Sup 0 = IPMI mod		nabled; all addro	esses Acknow	eagea				
bit 10		t Slave Address	sina hit						
		) is a 10-bit slav	•						
		) is a 7-bit slave							
bit 9	DISSLW: Dis	able Slew Rate	e Control bit						
	1 = Slew rate	e control disable	ed						
	0 = Slew rate	e control enable	ed						
bit 8		us Input Levels							
		I/O pin thresho SMBus input th	lds compliant wi hresholds	th SMBus spe	cification				
bit 7	GCEN: Gene	GCEN: General Call Enable bit (when operating as I ² C slave)							
			a general call a	ddress is recei	ved in the I2Cx	RSR			
	•	is enabled for re call address dis	• •						
hit 6				on operating a	$a l^2 C a a v a$				
bit 6		LX Clock Stretcr	n Enable bit (wh	en operating a	si Usiave)				
			CONTRET DIL						
			eive clock streto	ching					

# REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (When operating as I ² C master. Applicable during master receive.)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (When operating as I ² C master. Applicable during master receive.)
	<ul> <li>1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clear at end of master Acknowledge sequence.</li> <li>0 = Acknowledge sequence not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as $I^2C$ master)
DIL 3	1 = Enables Receive mode for $l^2$ C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receives sequence not in progress
bit 2	<b>PEN:</b> Stop Condition Enable bit (when operating as I ² C master)
	<ul> <li>1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.</li> <li>0 = Stop condition not in progress</li> </ul>
bit 1	<b>RSEN:</b> Repeated Start Condition Enabled bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enabled bit (when operating as I ² C master)
	<ul> <li>1 = Initiates Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.</li> <li>0 = Start condition not in progress</li> </ul>

#### REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC			
ACKSTAT	TRSTAT	—	_	—	BCL	GCSTAT	ADD10			
bit 15							bit 8			
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC			
IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF			
bit 7	bit 7 bit 0									
Legend: C = Clearable bit HS = Hardware Settable bit HSC = Hardware Settable/Clearable bit										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
-n = Value a	at POR	'1' = Bit is s	et	'0' = Bit is clear	ed	x = Bit is unknown				
bit 15 bit 14	<ul> <li>1 = NACK was detected last</li> <li>0 = ACK was detected last</li> <li>Hardware set or clear at the end of Acknowledge.</li> <li>bit 14 TRSTAT: Transmit Status bit (When operating as I²C master. Applicable to master transmit operation.)</li> <li>1 = Master transmit is in progress (8 bits + ACK)</li> <li>0 = Master transmit is not in progress</li> <li>Hardware set at the beginning of master transmission. Hardware clear at the end of slave Acknowledge.</li> </ul>									
bit 13-11	-	ented: Rea								
bit 10	BCL: Master Bus Collision Detect bit									
bit 9	<ol> <li>1 = A bus collision has been detected during a master operation</li> <li>0 = No collision</li> <li>Hardware set at detection of bus collision.</li> <li>GCSTAT: General Call Status bit</li> </ol>									
	1 = Genera	al call addres	ss was receiv ss was not re							
bit 8		set when ad )-Bit Addres		es the general c	all address. Ha	rdware clear at the S	Stop detection.			
	1 = 10-bit a 0 = 10-bit a	address was address was	matched not matched		ed 10-bit addres	ss. Hardware clear at	t the Stop detection.			
bit 7	IWCOL: W	/rite Collisior	n Detect bit							
	<ul> <li>1 = An attempt to write to the I2CxTRN register failed because the I²C module is busy</li> <li>0 = No collision</li> <li>Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).</li> </ul>									
bit 6	I2COV: Receive Overflow Flag bit									
	<ul> <li>1 = A byte was received while the I2CxRCV register was still holding the previous byte</li> <li>0 = No overflow</li> <li>Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).</li> </ul>									
bit 5	D/A: Data/	Address bit	(when operat	ting as I ² C slave	e)					
	0 = Indicat Hardware	<b>D/A:</b> Data/Address bit (when operating as I ² C slave) 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was the device address Hardware clear occurs at device address match. Hardware set after a transmission finishes or at reception of the slave byte.								

# REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop is detected.
bit 3	S: Start bit
	<ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>
	Hardware set or clear when Start, Repeated Start or Stop is detected.
bit 2	R/W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave
	0 = Write – indicates data transfer is input to slave
	Hardware set or clear after reception of I ² C device address byte.
bit 1	<b>RBF:</b> Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

#### REGISTER 16-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	_	—	—	AMSK9	AMSK8
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7	•	<u>.</u>				•	bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplem	nented bit, read	l as '0'	

bit 15-10 Unimplemented: Read as '0'

-n = Value at POR

bit 9-0

AMSK<9:0>: Mask for Address Bit x Select bits

'1' = Bit is set

1 = Enable masking for bit x of incoming message address; bit match not required in this position

'0' = Bit is cleared

x = Bit is unknown

0 = Disable masking for bit x; bit match required in this position

## 17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features						
	of this group of PIC24F devices. It is not						
	intended to be a comprehensive reference						
	source. For more information, refer to the						
	"PIC24F Family Reference Manual",						
	Section 21. "UART" (DS39708).						

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- · Supports Automatic Baud Rate Detection
- · IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 17-1. The UART module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver





# 17.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 17-1 shows the formula for computation of the baud rate with BRGH = 0.

# EQUATION 17-1: UART BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate =  $\frac{FCY}{16 \cdot (UxBRG + 1)}$ UxBRG =  $\frac{FCY}{16 \cdot Baud Rate} - 1$ 

**Note 1:** FCY denotes the instruction cycle clock frequency (FOSC/2).

**2:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

Example 17-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is FCY/(16 * 65536).

Equation 17-2 shows the formula for computation of the baud rate with BRGH = 1.

#### EQUATION 17-2: UART BAUD RATE WITH BRGH = $1^{(1,2)}$

Baud Rate =	$\frac{FCY}{4 \bullet (UxBRG + 1)}$	
UxBRG =	FCY 4 • Baud Rate	- 1

- **Note 1:** FCY denotes the instruction cycle clock frequency.
  - 2: Based on Fcy = Fosc/2, Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

#### EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate = FCY/(16 (UxBRG + 1))Solving for UxBRG Value: UxBRG = ((FCY/Desired Baud Rate)/16) - 1 UxBRG = ((4000000/9600)/16) - 1 UxBRG = 25Calculated Baud Rate = 4000000/(16 (25 + 1)) = 9615 Error = (Calculated Baud Rate - Desired Baud Rate) Desired Baud Rate = (9615 - 9600)/9600 = 0.16%

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

### 17.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
  - a) Write appropriate values for data, parity and Stop bits.
  - b) Write appropriate baud rate value to the UxBRG register.
  - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt two cycles after being set).
- 4. Write data byte to the lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0 and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

### 17.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in **Section 17.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

# 17.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

#### 17.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 17.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

### 17.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware-controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

# 17.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support the external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

#### 17.7.1 IRDA CLOCK OUTPUT FOR EXTERNAL IRDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

# 17.7.2 BUILT-IN IRDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
UARTEN ⁽¹⁾		USIDL	IREN ⁽²⁾	RTSMD		UEN1	UEN0			
bit 15		•					bit 8			
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL			
bit 7							bit			
			<u></u>							
Legend:		HC = Hardware								
R = Readable		W = Writable bi	t	-	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
			1)							
bit 15		ARTx Enable bit		<b>-</b>						
		s enabled; all UA s disabled; all UA								
bit 14		nted: Read as '0	-	introlled by port						
bit 13	-	in Idle Mode bit								
		nue module oper	ation when the	e device enters	Idle mode					
		e module operati								
bit 12	IREN: IrDA [®]	Encoder and De	coder Enable	bit ⁽²⁾						
		coder and decod								
		coder and decod								
bit 11		de Selection for								
		pin in Simplex m pin in Flow Contr								
bit 10		nted: Read as '0								
bit 9-8	-	JARTx Enable bi								
	11 = UxTX,	UxRX and BCL	(x pins are enable)	abled and used	; UxCTS pin co	ntrolled by port	latches			
	10 = UxTX,	UxRX, UxCTS a	ind UxRTS pin	s are enabled a	and used					
		UxRX and UxR and UxRX pins a								
	latches		are enabled ar	ia usea, uxura		CLKX pins com	trolled by por			
bit 7	WAKE: Wak	e-up on Start Bit	Detect During	Sleep Mode Er	nable bit					
	1 = UARTx	will continue to s	ample the UxR	X pin; interrupt	generated on f	alling edge; bit	cleared in			
		e on following ris	ing edge							
	0 = No wake	•								
bit 6		LPBACK: UARTx Loopback Mode Select bit								
		-oopback mode k mode is disable	ed							
bit 5	-	o-Baud Enable b								
		baud rate measu		e next characte	r – requires rea	ception of a Svr	nc field (55h)			
	cleared	in hardware upoi	n completion				(			
	0 = Baud rat	te measurement	disabled or co	mpleted						
bit 4		eive Polarity Inve	rsion bit							
	1 = UxRX Id									
		le state is '1'								
		the peripheral in			-	vailable RPn pir	n. See			
Se	ection 10.4 "F	Peripheral Pin S	elect (PPS)" f	or more information						

#### **REGISTER 17-1: UXMODE: UARTX MODE REGISTER**

2: This feature is only available for the 16x BRG mode (BRGH = 0).

#### **REGISTER 17-1: UXMODE: UARTX MODE REGISTER (CONTINUED)**

- bit 3 BRGH: High Baud Rate Enable bit
  - 1 = High-Speed mode (four BRG clock cycles per bit)
  - 0 = Standard mode (16 BRG clock cycles per bit)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
  - 11 = 9-bit data, no parity
  - 10 = 8-bit data, odd parity
  - 01 = 8-bit data, even parity
  - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
  - 1 = Two Stop bits
  - 0 = One Stop bit
- Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
  - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

### REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0	—	UTXBRK	UTXEN ⁽²⁾	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA

bit 0

Legend: C = Clearable bit Ho		HC = Hardware Cleara	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits

11 = Reserved; do not use

bit 7

- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

### bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit⁽¹⁾

DIT 14	<b>UTXINV:</b> IrDA [°] Encoder Transmit Polarity Inversion bit [*]
	<u>IREN = 0:</u>
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>IREN = 1:</u>
	1 = UxTX Idle '1'
	0 = UxTX Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	<ul> <li>1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion</li> <li>0 = Sync Break transmission disabled or completed</li> </ul>
L:1 10	UTXEN: Transmit Enable bit ⁽²⁾
bit 10	
	1 = Transmit enabled, UxTX pin controlled by UARTx
	0 = Transmit disabled, any pending transmission is aborted and the buffer is reset; UxTX pin controlled by port
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full; at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	<ul> <li>1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)</li> <li>0 = Transmit Shift Register is not empty, a transmission is in progress or queued</li> </ul>
bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters)
	10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
	0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer;
	receive buffer has one or more characters

- Note 1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).
  - If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

#### REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.</li> <li>0 = Address Detect mode disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul> <li>1 = Receiver is Idle</li> <li>0 = Receiver is active</li> </ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Framing error has not been detected</li> </ul>
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	<ul> <li>1 = Receive buffer has overflowed</li> <li>0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the RSR to the empty state</li> </ul>
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>
	$\lambda$ (also of hit only offects the transmit properties of the module when the IrDA exceeds is excelled (IDDA = 1)

Note 1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

NOTES:

### 18.0 UNIVERSAL SERIAL BUS WITH ON-THE-GO SUPPORT (USB OTG)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 27. USB On-The-Go (OTG)"

PIC24FJ64GB004 family devices contain a full-speed and low-speed compatible, On-The-Go (OTG) USB Serial Interface Engine (SIE). The OTG capability allows the device to act either as a USB peripheral device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to dynamically switch from device to host operation using OTG's Host Negotiation Protocol (HNP).

For more details on OTG operation, refer to the "On-The-Go Supplement to the USB 2.0 Specification", published by the USB-IF. For more details on USB operation, refer to the "Universal Serial Bus Specification", v2.0.

The USB OTG module offers these features:

- USB functionality in Device and Host modes, and OTG capabilities for application-controlled mode switching
- 0.25% Accuracy using Internal Oscillator No External Crystal Required
- Software-selectable module speeds of full speed (12 Mbps) or low speed (1.5 Mbps, available in Host mode only)
- Support for all four USB transfer types: control, interrupt, bulk and isochronous
- 16 bidirectional endpoints for a total of 32 unique endpoints
- DMA interface for data RAM access
- Queues up to sixteen unique endpoint transfers without servicing
- Integrated on-chip USB transceiver, with support for off-chip transceivers via a digital interface:
- Integrated VBUS generation with on-chip comparators and boost generation, and support of external VBUS comparators and regulators through a digital interface
- Configurations for on-chip bus pull-up and pull-down resistors

A simplified block diagram of the USB OTG module is shown in Figure 18-1.

The USB OTG module can function as a USB peripheral device or as a USB host, and may dynamically switch between Device and Host modes under software control. In either mode, the same data paths and buffer descriptors are used for the transmission and reception of data.


In discussing USB operation, this section will use a controller-centric nomenclature for describing the direction of the data transfer between the microcontroller and the USB. Rx (Receive) will be used to describe transfers that move data from the USB to the microcontroller, and Tx (Transmit) will be used to describe transfers that move data from the microcontroller to the USB. Table 18-1 shows the relationship between data direction in this nomenclature and the USB tokens exchanged.

# TABLE 18-1:CONTROLLER-CENTRIC<br/>DATA DIRECTION FOR USB<br/>HOST OR TARGET

USB Mode	Direction			
USB WOUL	Rx	Тх		
Device	OUT or SETUP	IN		
Host	IN	OUT or SETUP		

This chapter presents the most basic operations needed to implement USB OTG functionality in an application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the scope of this data sheet. It is assumed that the user already has a basic understanding of USB architecture and the latest version of the protocol.

Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended that application developers use an appropriate device driver to implement all of the necessary features. Microchip provides a number of application-specific resources, such as USB firmware and driver support. Refer to www.microchip.com/usb for the latest firmware and driver support.



#### FIGURE 18-1: USB OTG MODULE BLOCK DIAGRAM

### 18.1 Hardware Configuration


#### 18.1.1 DEVICE MODE

#### 18.1.1.1 D+ Pull-up Resistor

PIC24FJ64GB004 family devices have a built-in 1.5 kΩ resistor on the D+ line that is available when the microcontroller in operating in device mode. This is used to signal an external Host that the device is operating in Full-Speed Device mode. It is engaged by setting the USBEN bit (U1CON<0>). If the OTGEN bit (U1OTGCON<2>) is set, then the D+ pull-up is enabled through the DPPULUP bit (U1OTGCON<7>).

Alternatively, an external resistor may be used on D+, as shown in Figure 18-2.

#### FIGURE 18-2: EXTERNAL PULL-UP FOR FULL-SPEED DEVICE MODE



#### 18.1.1.2 Power Modes

Many USB applications will likely have several different sets of power requirements and configuration. The most common power modes encountered are:

- · Bus Power Only
- Self-Power Only
- Dual Power with Self-Power Dominance

Bus Power Only mode (Figure 18-3) is effectively the simplest method. All power for the application is drawn from the USB.

To meet the inrush current requirements of the USB 2.0 Specification, the total effective capacitance appearing across VBUs and ground must be no more than 10  $\mu$ F.

In the USB Suspend mode, devices must consume no more than 2.5 mA from the 5V VBUS line of the USB cable. During the USB Suspend mode, the D+ or D-pull-up resistor must remain active, which will consume some of the allowed suspend current.

In Self-Power Only mode (Figure 18-4), the USB application provides its own power, with very little power being pulled from the USB. Note that an attach indication is added to indicate when the USB has been connected and the host is actively powering VBUS.

To meet compliance specifications, the USB module (and the D+ or D- pull-up resistor) should not be enabled until the host actively drives VBUS high. One of the 5.5V tolerant I/O pins may be used for this purpose.

The application should never source any current onto the 5V VBUS pin of the USB cable.

The Dual Power option with Self-Power Dominance (Figure 18-5) allows the application to use internal power primarily, but switch to power from the USB when no internal power is available. Dual Power devices must also meet all of the special requirements for inrush current and Suspend mode current previously described, and must not enable the USB module until VBUS is driven high.

#### FIGURE 18-3: BUS POWER ONLY




FIGURE 18-4: SELF-POWER ONLY





FIGURE 18-5:

DUAL POWER EXAMPLE



### 18.1.2 HOST AND OTG MODES

#### 18.1.2.1 D+ and D- Pull-down Resistors

PIC24FJ64GB004 family devices have built-in 15 kΩ pull-down resistor on the D+ and D- lines. These are used in tandem to signal to the bus that the microcontroller is operating in Host mode. They are engaged by setting the HOSTEN bit (U1CON<3>). If the OTGEN bit (U1OTGCON<2>) is set, then these pull-downs are enabled by setting the DPPULDWN and DMPULDWN bits (U1OTGCON<5:4>).


#### 18.1.2.2 Power Configurations

In Host mode, as well as Host mode in On-the-Go operation, the USB 2.0 specification requires that the Host application supply power on VBUS. Since the


microcontroller is running below VBUS and is not able to source sufficient current, a separate power supply must be provided.

When the application is always operating in Host mode, a simple circuit can be used to supply VBUS and regulate current on the bus (Figure 18-6). For OTG operation, it is necessary to be able to turn VBUS on or off as needed, as the microcontroller switches between Device and Host modes. A typical example using an external charge pump is shown in Figure 18-7.

### FIGURE 18-6: HOST INTERFACE EXAMPLE



#### FIGURE 18-7: OTG INTERFACE EXAMPLE



#### 18.1.2.3 VBUS Voltage Generation with External Devices

When operating as a USB host, either as an A-device in an OTG configuration or as an embedded host, VBUS must be supplied to the attached device. PIC24FJ64GB004 family devices have an internal VBUS boost assist to help generate the required 5V VBUS from the available voltages on the board. This is comprised of a simple PWM output to control a switch-mode power supply, and built-in comparators to monitor output voltage and limit current.

To enable voltage generation:

- Verify that the USB module is powered (U1PWRC<0> = 1) and that the VBUS discharge is disabled (U1OTGCON<0> = 0).
- 2. Set the PWM period (U1PWMRRS<7:0>) and duty cycle (U1PWMRRS<15:8>) as required.
- 3. Select the required polarity of the output signal based on the configuration of the external circuit with the PWMPOL bit (U1PWMCON<9>).
- 4. Select the desired target voltage using the VBUSCHG bit (U1OTGCON<1>).
- 5. Enable the PWM counter by setting the CNTEN bit to '1' (U1PWMCON<8>).
- 6. Enable the PWM module by setting the PWMEN bit to '1' (U1PWMCON<15>).
- 7. Enable the VBUS generation circuit (U10TGCON<3> = 1).
  - Note: This section describes the general process for VBUS voltage generation and control. Please refer to the "*PIC24F* Family Reference Manual" for additional examples.

#### 18.1.3 USING AN EXTERNAL INTERFACE

Some applications may require the USB interface to be isolated from the rest of the system. PIC24FJ64GB004 family devices include a complete interface to communicate with and control an external USB transceiver, including the control of data line pull-ups and pull-downs. The VBUS voltage generation control circuit can also be configured for different VBUS generation topologies.

Please refer to the *"PIC24F Family Reference Manual"*, **"Section 27. USB On-The-Go (OTG)**" for information on using the external interface.

#### 18.1.4 CALCULATING TRANSCEIVER POWER REQUIREMENTS

The USB transceiver consumes a variable amount of current depending on the characteristic impedance of the USB cable, the length of the cable, the VUSB supply voltage and the actual data patterns moving across the USB cable. Longer cables have larger capacitances and consume more total energy when switching output states. The total transceiver current consumption will be application-specific. Equation 18-1 can help estimate how much current actually may be required in Full-speed applications.

Please refer to the *"PIC24F Family Reference Manual"*, **"Section 27. USB On-The-Go (OTG)"** for a complete discussion on transceiver power consumption.

#### EQUATION 18-1: ESTIMATING USB TRANSCEIVER CURRENT CONSUMPTION

 $Ixcvr = \frac{(40 \text{ mA} \bullet \text{VUSB} \bullet \text{PZERO} \bullet \text{PIN} \bullet \text{LCABLE})}{(3.3V \bullet 5m)} + IPULLUP$ 

Legend: VUSB – Voltage applied to the VUSB pin in volts (3.0V to 3.6V).

PZERO - Percentage (in decimal) of the IN traffic bits sent by the  $PIC^{\$}$  microcontroller that are a value of '0'.

PIN – Percentage (in decimal) of total bus bandwidth that is used for IN traffic.

LCABLE – Length (in meters) of the USB cable. The USB 2.0 Specification requires that full-speed applications use cables no longer than 5m.

IPULLUP – Current which the nominal, 1.5 k $\Omega$  pull-up resistor (when enabled) must supply to the USB cable.

#### 18.2 USB Buffer Descriptors and the BDT

Endpoint buffer control is handled through a structure called the Buffer Descriptor Table (BDT). This provides a flexible method for users to construct and control endpoint buffers of various lengths and configurations.

The BDT can be located in any available, 512-byte aligned block of data RAM. The BDT Pointer (U1BDTP1) contains the upper address byte of the BDT, and sets the location of the BDT in RAM. The user must set this pointer to indicate the table's location.

The BDT is composed of Buffer Descriptors (BDs) which are used to define and control the actual buffers in the USB RAM space. Each BD consists of two, 16-bit "soft" (non-fixed-address) registers, BDnSTAT and BDnADR, where n represents one of the 64 possible BDs (range of 0 to 63). BDnSTAT is the status register for BDn, while BDnADR specifies the starting address for the buffer associated with BDn.

Depending on the endpoint buffering configuration used, there are up to 64 sets of buffer descriptors, for a total of 256 bytes. At a minimum, the BDT must be at least 8 bytes long. This is because the USB specification mandates that every device must have Endpoint 0 with both input and output for initial setup.


Endpoint mapping in the BDT is dependent on three variables:

- Endpoint number (0 to 15)
- Endpoint direction (Rx or Tx)
- Ping-pong settings (U1CNFG1<1:0>)

Figure 18-8 illustrates how these variables are used to map endpoints in the BDT.

In Host mode, only Endpoint 0 buffer descriptors are used. All transfers utilize the Endpoint 0 buffer descriptor and Endpoint Control register (U1EP0). For received packets, the attached device's source endpoint is indicated by the value of ENDPT3:ENDPT0 in the USB status register (U1STAT<7:4>). For transmitted packet, the attached device's destination endpoint is indicated by the value written to the Token register (U1TOK).

#### FIGURE 18-8: BDT MAPPING FOR ENDPOINT BUFFERING MODES



BDs have a fixed relationship to a particular endpoint, depending on the buffering configuration. Table 18-2 provides the mapping of BDs to endpoints. This relationship also means that gaps may occur in the BDT if endpoints are not enabled contiguously. This theoretically means that the BDs for disabled endpoints could be used as buffer space. In practice, users should avoid using such spaces in the BDT unless a method of validating BD addresses is implemented.

#### 18.2.1 BUFFER OWNERSHIP

Because the buffers and their BDs are shared between the CPU and the USB module, a simple semaphore mechanism is used to distinguish which is allowed to update the BD and associated buffers in memory. This is done by using the UOWN bit as a semaphore to distinguish which is allowed to update the BD and associated buffers in memory. UOWN is the only bit that is shared between the two configurations of BDnSTAT.

When UOWN is clear, the BD entry is "owned" by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are "owned" by the USB peripheral. The core should not modify the BD or its corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa.

The buffer descriptors have a different meaning based on the source of the register update. Register 18-1 and Register 18-2 show the differences in BDnSTAT depending on its current "ownership".

When UOWN is set, the user can no longer depend on the values that were written to the BDs. From this point, the USB module updates the BDs as necessary, overwriting the original BD values. The BDnSTAT register is updated by the SIE with the token PID and the transfer count is updated.

#### 18.2.2 DMA INTERFACE

The USB OTG module uses a dedicated DMA to access both the BDT and the endpoint data buffers. Since part of the address space of the DMA is dedicated to the Buffer Descriptors, a portion of the memory connected to the DMA must comprise a contiguous address space properly mapped for the access by the module.

TABLE 18-2:	ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT
	BUFFERING MODES

	BDs Assigned to Endpoint							
Endpoint	Mode 0 (No Ping-Pong)		Mode 1 (Ping-Pong on EP0 OUT)		Mode 2 (Ping-Pong on all EPs)		Mode 3 (Ping-Pong on all other EPs, except EP0)	
	Out	In	Out	In	Out	In	Out	In
0	0	1	0 (E), 1 (O)	2	0 (E), 1 (O)	2 (E), 3 (O)	0	1
1	2	3	3	4	4 (E), 5 (O)	6 (E), 7 (O)	2 (E), 3 (O)	4 (E), 5 (O)
2	4	5	5	6	8 (E), 9 (O)	10 (E), 11 (O)	6 (E), 7 (O)	8 (E), 9 (O)
3	6	7	7	8	12 (E), 13 (O)	14 (E), 15 (O)	10 (E), 11 (O)	12 (E), 13 (O)
4	8	9	9	10	16 (E), 17 (O)	18 (E), 19 (O)	14 (E), 15 (O)	16 (E), 17 (O)
5	10	11	11	12	20 (E), 21 (O)	22 (E), 23 (O)	18 (E), 19 (O)	20 (E), 21 (O)
6	12	13	13	14	24 (E), 25 (O)	26 (E), 27 (O)	22 (E), 23 (O)	24 (E), 25 (O)
7	14	15	15	16	28 (E), 29 (O)	30 (E), 31 (O)	26 (E), 27 (O)	28 (E), 29 (O)
8	16	17	17	18	32 (E), 33 (O)	34 (E), 35 (O)	30 (E), 31 (O)	32 (E), 33 (O)
9	18	19	19	20	36 (E), 37 (O)	38 (E), 39 (O)	34 (E), 35 (O)	36 (E), 37 (O)
10	20	21	21	22	40 (E), 41 (O)	42 (E), 43 (O)	38 (E), 39 (O)	40 (E), 41 (O)
11	22	23	23	24	44 (E), 45 (O)	46 (E), 47 (O)	42 (E), 43 (O)	44 (E), 45 (O)
12	24	25	25	26	48 (E), 49 (O)	50 (E), 51 (O)	46 (E), 47 (O)	48 (E), 49 (O)
13	26	27	27	28	52 (E), 53 (O)	54 (E), 55 (O)	50 (E), 51 (O)	52 (E), 53 (O)
14	28	29	29	30	56 (E), 57 (O)	58 (E), 59 (O)	54 (E), 55 (O)	56 (E), 57 (O)
15	30	31	31	32	60 (E), 61 (O)	62 (E), 63 (O)	58 (E), 59 (O)	60 (E), 61 (O)

**Legend:** (E) = Even transaction buffer, (O) = Odd transaction buffer

© 2009 Microchip Technology Inc.

# REGISTER 18-1: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, USB MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
UOWN	DTS	PID3	PID2	PID1	PID0	BC9	BC8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 14	the buffer <b>DTS:</b> Data Toggle Packet bit 1 = Data 1 packet						
bit 13-10	<ul> <li>0 = Data 0 packet</li> <li>PID&lt;3:0&gt;: Packet Identifier bits (written by the USB module)</li> <li><u>In Device mode:</u></li> <li>Represents the PID of the received token during the last transfer.</li> <li><u>In Host mode:</u></li> <li>Represents the last returned PID, or the transfer status indicator.</li> </ul>						
bit 9-0	Represents the last returned PID, or the transfer status indicator. BC<9:0>: Byte Count This represents the number of bytes to be transmitted or the maximum number of bytes to be reco during a transfer. Upon completion, the byte count is updated by the USB module with the a number of bytes transmitted or received.						

# REGISTER 18-2: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, CPU MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
UOWN	DTS ⁽¹⁾	0	0	DTSEN	BSTALL	BC9	BC8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BC7   | BC6   | BC5   | BC4   | BC3   | BC2   | BC1   | BC0   |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	UOWN: USB Own bit
	0 = The microcontroller core owns the BD and its corresponding buffer. The USB module ignores all other fields in the BD.
bit 14	DTS: Data Toggle Packet bit ⁽¹⁾
	1 = Data 1 packet 0 = Data 0 packet
bit 13-12	Reserved Function: Maintain as '0'
bit 11	DTSEN: Data Toggle Synchronization Enable bit
	<ul> <li>1 = Data toggle synchronization is enabled; data packets with incorrect sync value will be ignored</li> <li>0 = No data toggle synchronization is performed</li> </ul>
bit 10	BSTALL: Buffer Stall Enable bit
	<ul> <li>1 = Buffer STALL enabled; STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged); corresponding EPSTALL bit will get set on any STALL handshake</li> <li>0 = Buffer STALL disabled</li> </ul>
bit 9-0	BC<9:0>: Byte Count bits
	This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.
Note 1: T	his bit is ignored unless DTSEN = 1.

© 2009 Microchip Technology Inc.

#### 18.3 USB Interrupts


The USB OTG module has many conditions that can be configured to cause an interrupt. All interrupt sources use the same interrupt vector.

Figure 18-9 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the U1IE and U1IR registers, respectively. The second

#### FIGURE 18-9: USB OTG INTERRUPT FUNNEL

level consists of USB error conditions, which are enabled and flagged in the U1EIR and U1EIE registers. An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level.

Interrupts may be used to trap routine events in a USB transaction. Figure 18-10 provides some common events within a USB frame and their corresponding interrupts.




#### 18.3.1 CLEARING USB OTG INTERRUPTS

Unlike device level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware set only bits. Additionally, these bits can only be cleared in software by writing a '1' to their locations (i.e., performing a MOV type instruction). Writing a '0' to a flag bit (i.e., a BCLR instruction) has no effect.

Note: Throughout this data sheet, a bit that can only be cleared by writing a '1' to its location is referred to as "Write '1' to clear". In register descriptions, this function is indicated by the descriptor "K".





### 18.4 Device Mode Operation

The following section describes how to perform a common Device mode task. In Device mode, USB transfers are performed at the transfer level. The USB module automatically performs the status phase of the transfer.

#### 18.4.1 ENABLING DEVICE MODE

- Reset the Ping-Pong Buffer Pointers by setting, then clearing, the Ping-Pong Buffer Reset bit PPBRST (U1CON<1>).
- 2. Disable all interrupts (U1IE and U1EIE = 00h).
- 3. Clear any existing interrupt flags by writing FFh to U1IR and U1EIR.
- 4. Verify that VBUS is present (non OTG devices only).

- 5. Enable the USB module by setting the USBEN bit (U1CON<0>).
- 6. Set the OTGEN bit (U1OTGCON<2>) to enable OTG operation.
- Enable the endpoint zero buffer to receive the first setup packet by setting the EPRXEN and EPHSHK bits for Endpoint 0 (U1EP0<3,0> = 1).
- 8. Power up the USB module by setting the USBPWR bit (U1PWRC<0>).
- 9. Enable the D+ pull-up resistor to signal an attach by setting DPPULUP (U10TGCON<7>).

# 18.4.2 RECEIVING AN IN TOKEN IN DEVICE MODE

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Create a data buffer, and populate it with the data to send to the host.
- 3. In the appropriate (EVEN or ODD) Tx BD for the desired endpoint:
  - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
  - b) Set up the address register (BDnADR) with the starting address of the data buffer.
  - c) Set the UOWN bit of the status register to '1'.
- When the USB module receives an IN token, it automatically transmits the data in the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Transfer Complete Interrupt Flag, TRNIF (U1IR<3>).

# 18.4.3 RECEIVING AN OUT TOKEN IN DEVICE MODE

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Create a data buffer with the amount of data you are expecting from the host.
- 3. In the appropriate (EVEN or ODD) Tx BD for the desired endpoint:
  - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
  - b) Set up the address register (BDnADR) with the starting address of the data buffer.
  - c) Set the UOWN bit of the status register to '1'.
- 4. When the USB module receives an OUT token, it automatically receives the data sent by the host to the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Transfer Complete Interrupt Flag, TRNIF (U1IR<3>).

### 18.5 Host Mode Operation

The following sections describe how to perform common Host mode tasks. In Host mode, USB transfers are invoked explicitly by the host software. The host software is responsible for the Acknowledge portion of the transfer. Also, all transfers are performed using the Endpoint 0 control register (U1EP0) and buffer descriptors.

#### 18.5.1 ENABLE HOST MODE AND DISCOVER A CONNECTED DEVICE

- Enable Host mode by setting the HOSTEN bit (U1CON<3>). This causes the Host mode control bits in other USB OTG registers to become available.
- Enable the D+ and D- pull-down resistors by setting DPPULDWN and DMPULDWN (U10TGCON<5:4>). Disable the D+ and Dpull-up resistors by clearing DPPULUP and DMPULUP (U10TGCON<7:6>).
- At this point, SOF generation begins with the SOF counter loaded with 12,000. Eliminate noise on the USB by clearing the SOFEN bit (U1CON<0>) to disable Start-Of-Frame packet generation.
- 4. Enable the device attached interrupt by setting ATTACHIE (U1IE<6>).
- Wait for the device attached interrupt (U1IR<6> = 1). This is signaled by the USB device changing the state of D+ or D- from '0' to '1' (SE0 to J state). After it occurs, wait 100 ms for the device power to stabilize.
- Check the state of the JSTATE and SE0 bits in U1CON. If the JSTATE bit (U1CON<7>) is '0', the connecting device is low speed. If the connecting device is low speed, set the low LSPDEN and LSPD bits (U1ADDR<7> and U1EP0<7>) to enable low-speed operation.
- Reset the USB device by setting the USBRST bit (U1CON<4>) for at least 50 ms, sending Reset signaling on the bus. After 50 ms, terminate the Reset by clearing USBRST.
- 8. To keep the connected device from going into suspend, enable SOF packet generation to keep by setting the SOFEN bit.
- 9. Wait 10 ms for the device to recover from Reset.
- 10. Perform enumeration as described by Chapter 9 of the USB 2.0 specification.

#### 18.5.2 COMPLETE A CONTROL TRANSACTION TO A CONNECTED DEVICE

- 1. Follow the procedure described in Section 18.5.1 "Enable Host Mode and Discover a Connected Device" to discover a device.
- Set up the Endpoint Control register for bidirectional control transfers by writing 0Dh to U1EP0 (this sets the EPCONDIS, EPTXEN, and EPHSHK bits).
- 3. Place a copy of the device framework setup command in a memory buffer. See Chapter 9 of the USB 2.0 specification for information on the device framework command set.
- Initialize the buffer descriptor (BD) for the current (EVEN or ODD) Tx EP0, to transfer the eight bytes of command data for a device framework command (i.e., a GET DEVICE DESCRIPTOR):
  - a) Set the BD data buffer address (BD0ADR) to the starting address of the 8-byte memory buffer containing the command.
  - b) Write 8008h to BD0STAT (this sets the UOWN bit, and sets a byte count of 8).
- Set the USB device address of the target device in the address register (U1ADDR<6:0>). After a USB bus Reset, the device USB address will be zero. After enumeration, it will be set to another value between 1 and 127.
- 6. Write D0h to U1TOK; this is a SETUP token to Endpoint 0, the target device's default control pipe. This initiates a SETUP token on the bus, followed by a data packet. The device handshake is returned in the PID field of BD0STAT after the packets are complete. When the USB module updates BD0STAT, a transfer done interrupt is asserted (the TRNIF flag is set). This completes the setup phase of the setup transaction as referenced in Chapter 9 of the USB specification.
- 7. To initiate the data phase of the setup transaction (i.e., get the data for the GET DEVICE descriptor command), set up a buffer in memory to store the received data.

- Initialize the current (EVEN or ODD) Rx or Tx (Rx for IN, Tx for OUT) EP0 BD to transfer the data.
  - a) Write C040h to BD0STAT. This sets the UOWN, configures Data Toggle (DTS) to DATA1, and sets the byte count to the length of the data buffer (64 or 40h, in this case).
  - b) Set BD0ADR to the starting address of the data buffer.
- 9. Write the token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 90h to U1TOK for an IN token for a GET DEVICE DESCRIPTOR command). This initiates an IN token on the bus followed by a data packet from the device to the host. When the data packet completes, the BD0STAT is written and a transfer done interrupt is asserted (the TRNIF flag is set). For control transfers with a single packet data phase, this completes the data phase of the setup transaction as referenced in Chapter 9 of the USB specification. If more data needs to be transferred, return to step 8.
- 10. To initiate the status phase of the setup transaction, set up a buffer in memory to receive or send the zero length status phase data packet.
- 11. Initialize the current (even or odd) Tx EP0 BD to transfer the status data.:
  - a) Set the BDT buffer address field to the start address of the data buffer
  - b) Write 8000h to BD0STAT (set UOWN bit, configure DTS to DATA0, and set byte count to 0).
- 12. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 01h to U1TOK for an OUT token for a GET DEVICE DESCRIPTOR command). This initiates an OUT token on the bus followed by a zero length data packet from the host to the device. When the data packet completes, the BD is updated with the handshake from the device, and a transfer done interrupt is asserted (the TRNIF flag is set). This completes the status phase of the setup transaction as described in Chapter 9 of the USB specification.

**Note:** Only one control transaction can be performed per frame.

#### 18.5.3 SEND A FULL-SPEED BULK DATA TRANSFER TO A TARGET DEVICE

- Follow the procedure described in Section 18.5.1 "Enable Host Mode and Discover a Connected Device" and Section 18.5.2 "Complete a Control Transaction to a Connected Device" to discover and configure a device.
- To enable transmit and receive transfers with handshaking enabled, write 1Dh to U1EP0. If the target device is a low-speed device, also set the LSPD bit (U1EP0<7>). If you want the hardware to automatically retry indefinitely if the target device asserts a NAK on the transfer, clear the Retry Disable bit, RETRYDIS (U1EP0<6>).
- 3. Set up the BD for the current (EVEN or ODD) Tx EP0 to transfer up to 64 bytes.
- 4. Set the USB device address of the target device in the address register (U1ADDR<6:0>).
- 5. Write an OUT token to the desired endpoint to U1TOK. This triggers the module's transmit state machines to begin transmitting the token and the data.
- 6. Wait for the Transfer Done Interrupt Flag, TRNIF. This indicates that the BD has been released back to the microprocessor, and the transfer has completed. If the retry disable bit is set, the handshake (ACK, NAK, STALL or ERROR (0Fh)) is returned in the BD PID field. If a STALL interrupt occurs, the pending packet must be dequeued and the error condition in the target device cleared. If a detach interrupt occurs (SE0 for more than 2.5 μs), then the target has detached (U1IR<0> is set).
- 7. Once the transfer done interrupt occurs (TRNIF is set), the BD can be examined and the next data packet queued by returning to step 2.
- Note: USB speed, transceiver and pull-ups should only be configured during the module setup phase. It is not recommended to change these settings while the module is enabled.

### 18.6 OTG Operation

#### 18.6.1 SESSION REQUEST PROTOCOL (SRP)

An OTG A-device may decide to power down the VBUS supply when it is not using the USB link through the Session Request Protocol (SRP). Software may do this by clearing VBUSON (U10TGCON<3>). When the VBUS supply is powered down, the A-device is said to have ended a USB session.

An OTG A-device or Embedded Host may re-power the VBUS supply at any time (initiate a new session). An OTG B-device may also request that the OTG A-device re-power the VBUS supply (initiate a new session). This is accomplished via Session Request Protocol (SRP).

Prior to requesting a new session, the B-device must first check that the previous session has definitely ended. To do this, the B-device must check for two conditions:

1. VBUS supply is below the Session Valid voltage, and

2. Both D+ and D- have been low for at least 2 ms.

The B-device will be notified of condition 1 by the SESENDIF (U1OTGIR<2>) interrupt. Software will have to manually check for condition 2.

Note:	When the A-device powers down the VBUS
	supply, the B-device must disconnect its
	pull-up resistor from power. If the device is
	self-powered, it can do this by clearing
	DPPULUP (U1OTGCON<7>) and
	DMPULUP (U1OTGCON<6>).

The B-device may aid in achieving condition 1 by discharging the VBUS supply through a resistor. Software may do this by setting VBUSDIS (U1OTGCON<0>).

After these initial conditions are met, the B-device may begin requesting the new session. The B-device begins by pulsing the D+ data line. Software should do this by setting DPPULUP (U10TGCON<7>). The data line should be held high for 5 to 10 ms.

The B-device then proceeds by pulsing the VBUS supply. Software should do this by setting PUVBUS (U1CNFG2<4>). When an A-device detects SRP signaling (either via the ATTACHIF (U1IR<6>) interrupt or via the SESVDIF (U1OTGIR<3>) interrupt), the A-device must restore the VBUS supply by either setting VBUSON (U1OTGCON<3>), or by setting the I/O port controlling the external power source.

The B-device should not monitor the state of the VBUS supply while performing VBUS supply pulsing. When the B-device does detect that the VBUS supply has been restored (via the SESVDIF (U10TGIR<3>) interrupt), the B-device must re-connect to the USB link by pulling up D+ or D- (via the DPPULUP or DMPULUP).

The A-device must complete the SRP by driving USB Reset signaling.

#### 18.6.2 HOST NEGOTIATION PROTOCOL (HNP)

In USB OTG applications, a Dual Role Device (DRD) is a device that is capable of being either a host or a peripheral. Any OTG DRD must support Host Negotiation Protocol (HNP).

HNP allows an OTG B-device to temporarily become the USB host. The A-device must first enable the B-device to follow HNP. Refer to the *On-The-Go Supplement to the USB 2.0 Specification* for more information regarding HNP. HNP may only be initiated at full speed.

After being enabled for HNP by the A-device, the B-device requests being the host any time that the USB link is in Suspend state, by simply indicating a disconnect. This can be done in software by clearing DPPULUP and DMPULUP. When the A-device detects the disconnect condition (via the URSTIF (U1IR<0>) interrupt), the A-device may allow the B-device to take over as Host. The A-device does this by signaling connect as a full-speed function. Software may accomplish this by setting DPPULUP.

If the A-device responds instead with resume signaling, the A-device remains as host. When the B-device detects the connect condition (via ATTACHIF (U1IR<6>), the B-device becomes host. The B-device drives Reset signaling prior to using the bus.

When the B-device has finished in its role as Host, it stops all bus activity and turns on its D+ pull-up resistor by setting DPPULUP. When the A-device detects a suspend condition (Idle for 3 ms), the A-device turns off its D+ pull-up. The A-device may also power-down VBUS supply to end the session. When the A-device detects the connect condition (via ATTACHIF), the A-device resumes host operation, and drives Reset signaling.

#### 18.6.3 EXTERNAL VBUS COMPARATORS

The external VBUS comparator option is enabled by setting the UVCMPDIS bit (U1CNFG2<1>). This disables the internal VBUS comparators, removing the need to attach VBUS to the microcontroller's VBUS pin.

The external comparator interface uses either the VCMPST1 and VCMPST2 pins, or the VBUSVLD, SESSVLD and SESSEND pins, based upon the setting of the UVCMPSEL bit (U1CNFG2<5>). These pins are digital inputs and should be set in the following patterns (see Table 18-3), based on the current level of the VBUS voltage.

#### TABLE 18-3: EXTERNAL VBUS COMPARATOR STATES

If UVCMPSEL = 0							
VCMPST1	VCMPST2	Bus Condition					
0	0	VBUS < VB_SESS	VBUS < VB_SESS_END				
1	0	VB_SESS_END < \	VB_SESS_END < VBUS < VA_SESS_VLD				
0	1	VA_SESS_VLD < V	VA_SESS_VLD < VBUS < VA_VBUS_VLD				
1	1	VBUS > VVBUS_VLD					
If UVCMPSEL =	1						
VBUSVLD	SESSVLD	SESSEND	Bus Condition				
0	0	1	VBUS < VB_SESS_END				
0	0	0 VB_SESS_END < VBUS < VA_SESS_VLD					
0	1	0 VA_SESS_VLD < VBUS < VA_VBUS_VLD					
1	1	0	VBUS > VVBUS_VLD				

© 2009 Microchip Technology Inc.

### 18.7 USB OTG Module Registers

There are a total of 37 memory mapped registers associated with the USB OTG module. They can be divided into four general categories:

- USB OTG Module Control (12)
- USB Interrupt (7)
- USB Endpoint Management (16)
- USB VBUS Power Control (2)

This total does not include the (up to) 128 BD registers in the BDT. Their prototypes, described in Register 18-1 and Register 18-2, are shown separately in **Section 18.2 "USB Buffer Descriptors and the BDT"**.

With the exception U1PWMCON and U1PWMRRS, all USB OTG registers are implemented in the Least Significant Byte of the register. Bits in the upper byte are unimplemented, and have no function. Note that some registers are instantiated only in Host mode, while other registers have different bit instantiations and functions in Device and Host modes. Registers described in the following sections are those that have bits with specific control and configuration features. The following registers are used for data or address values only:

- U1BDTP1: Specifies the 256-word page in data RAM used for the BDT; 8-bit value with bit 0 fixed as '0' for boundary alignment
- U1FRML and U1FRMH: Contains the 11-bit byte counter for the current data frame
- U1PWMRRS: Contains the 8-bit value for PWM duty cycle (bits<15:8>) and PWM period (bits<7:0>) for the VBUS boost assist PWM module.

#### 18.7.1 USB OTG MODULE CONTROL REGISTERS

## REGISTER 18-3: U10TGSTAT: USB OTG STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	•				•		bit 8
R-0, HSC	U-0	R-0, HSC	U-0	R-0, HSC	R-0, HSC	U-0	R-0, HSC
ID	—	LSTATE	—	SESVD	SESEND	—	VBUSVD
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'					
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8	Unimplemented: Read as '0'
bit 7	ID: ID Pin State Indicator bit
	<ul> <li>1 = No plug is attached, or a type B cable has been plugged into the USB receptacle</li> <li>0 = A type A plug has been plugged into the USB receptacle</li> </ul>
bit 6	Unimplemented: Read as '0'
bit 5	LSTATE: Line State Stable Indicator bit
	<ul> <li>1 = The USB line state (as defined by SE0 and JSTATE) has been stable for the previous 1 ms</li> <li>0 = The USB line state has NOT been stable for the previous 1 ms</li> </ul>
bit 4	Unimplemented: Read as '0'
bit 3	SESVD: Session Valid Indicator bit
	1 = The VBUS voltage is above VA_SESS_VLD (as defined in the USB OTG Specification) on the A or B-device
	0 = The VBUS voltage is below VA_SESS_VLD on the A or B-device
bit 2	SESEND: B-Session End Indicator bit
	1 = The VBUS voltage is below VB_SESS_END (as defined in the USB OTG Specification) on the B-device
	0 = The VBUS voltage is above VB_SESS_END on the B-device
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVD: A-VBUS Valid Indicator bit
	1 = The VBUS voltage is above VA_VBUS_VLD (as defined in the USB OTG Specification) on the A-device
	0 = The VBUS voltage is below VA_VBUS_VLD on the A-device

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—		—	—	—	—
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DPPULUP	DMPULUP	DPPULDWN ⁽¹⁾	DMPULDWN ⁽¹⁾	VBUSON ⁽¹⁾	OTGEN ⁽¹⁾	VBUSCHG ⁽¹⁾	VBUSDIS ⁽¹
bit 7	Divil OLOI	BITOLDINI	Bill OLDIN	VBCCCIV	OTOLI	VECCONC	bit
Legend:							
Legend. R = Readabl	e hit	W = Writable bit		U = Unimpler	nented hit re	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
					arca		IOWIT
bit 15-8	Unimpleme	nted: Read as '0'					
bit 7	DPPULUP:	D+ Pull-Up Enabl	e bit				
		line pull-up resis					
		line pull-up resis					
bit 6		D- Pull-Up Enabl					
		line pull-up resist line pull-up resist					
bit 5		I: D+ Pull-Down E					
	-	line pull-down re					
		line pull-down re					
bit 4	DMPULDWM	I: D- Pull-Down E	Enable bit ⁽¹⁾				
		line pull-down res					
		line pull-down res					
bit 3	VBUSON: V	BUS Power-on bit	(1)				
	1 = VBUS lin						
		e not powered	(1)				
bit 2		G Features Enab					
	0 = USB OT	G enabled; all D· G disabled; D+/D N and USBEN bit	)- pull-ups and pu	Ill-downs are co			settings of th
bit 1	VBUSCHG:	VBUS Charge Sel	lect bit ⁽¹⁾				
		e set to charge to					
		e set to charge to					
bit 0		′BUS Discharge E					
		e discharged thro e not discharged	ough a resistor				

 $\label{eq:Note_1:} \textbf{Note 1:} \quad \textbf{These bits are only used in Host mode; do not use in Device mode.}$ 

#### REGISTER 18-5: U1PWRC: USB POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0, HS	U-0	U-0	R/W-0	U-0	U-0	R/W-0, HC	R/W-0	
UACTPND	—	—	USLPGRD	-	—	USUSPND	USBPWR	
bit 7 bit 0								

Legend:	HS = Hardware Settable bit	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	UACTPND: USB Activity Pending bit
	<ul> <li>1 = Module should not be suspended at the moment (requires USLPGRD bit to be set)</li> <li>0 = Module may be suspended or powered down</li> </ul>
bit 6-5	Unimplemented: Read as '0'
bit 4	USLPGRD: Sleep/Suspend Guard bit
	<ul> <li>1 = Indicate to the USB module that it is about to be suspended or powered down</li> <li>0 = No suspend</li> </ul>
bit 3-2	Unimplemented: Read as '0'
bit 1	<ul> <li>USUSPND: USB Suspend Mode Enable bit</li> <li>1 = USB OTG module is in Suspend mode; USB clock is gated and the transceiver is placed in a low-power state</li> <li>0 = Normal USB OTG operation</li> </ul>
bit 0	<b>USBPWR:</b> USB Operation Enable bit 1 = USB OTG module is enabled 0 = USB OTG module is disabled ⁽¹⁾
Note 1:	Do not clear this bit unless the HOSTEN, USBEN and OTGEN bits (U1CON<3,0> and U1OTGCON<2>)

are all cleared.

#### REGISTER 18-6: U1STAT: USB STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—		_	—	
bit 15 bit 8								

R-0, HSC	U-0	U-0					
ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI ⁽¹⁾	—	—
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'					
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8	Unimplemented: Read as '0'
bit 7-4	<b>ENDPT&lt;3:0&gt;:</b> Number of the Last Endpoint Activity bits (Represents the number of the BDT updated by the last USB transfer).
	1111 = Endpoint 15 1110 = Endpoint 14
	 0001 = Endpoint 1 0000 = Endpoint 0
bit 3	DIR: Last BD Direction Indicator bit
	1 = The last transaction was a transmit transfer (Tx)
	0 = The last transaction was a receive transfer (Rx)
bit 2	PPBI: Ping-Pong BD Pointer Indicator bit ⁽¹⁾
	<ul> <li>1 = The last transaction was to the ODD BD bank</li> <li>0 = The last transaction was to the EVEN BD bank</li> </ul>
bit 1-0	Unimplemented: Read as '0'

**Note 1:** This bit is only valid for endpoints with available EVEN and ODD BD registers.

REGISTER 18-7: U1CON: USB CONTROL REGISTER (DEVICE MODE)										
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	_	—	—	—	_			
bit 15							bit 8			
U-0	R-x, HSC	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	SE0	PKTDIS		HOSTEN	RESUME	PPBRST	USBEN			
bit 7							bit 0			
Legend:		U = Unimplem	ented bit, read	d as '0'						
R = Readable bit		W = Writable b	bit	HSC = Hardware Settable/Clearable bit						
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-7	Unimplemen	Unimplemented: Read as '0'								
bit 6		SE0: Live Single-Ended Zero Flag bit								
		<ul> <li>1 = Single-ended zero active on the USB bus</li> <li>0 = No single-ended zero detected</li> </ul>								
L:1 F	•									
bit 5		ket Transfer Dis		aladi automatia			in reactived			
		n and packet pro			ally set when a	SETUP loken	is received			
bit 4		<ul> <li>0 = SIE token and packet processing enabled</li> <li>Unimplemented: Read as '0'</li> </ul>								
bit 3	-	st Mode Enable								
	1 = USB hos	1 = USB host capability enabled; pull-downs on D+ and D- are activated in hardware								
	0 = USB hos	0 = USB host capability disabled								
bit 2		RESUME: Resume Signaling Enable bit								
		<ul> <li>1 = Resume signaling activated</li> <li>0 = Resume signaling disabled</li> </ul>								
1.11.4										
bit 1		PPBRST: Ping-Pong Buffers Reset bit								
		<ol> <li>Reset all Ping-Pong Buffer Pointers to the EVEN BD banks</li> <li>Ping-Pong Buffer Pointers not reset</li> </ol>								
bit 0	0	USBEN: USB Module Enable bit								
		1 = USB module and supporting circuitry enabled (device attached); D+ pull-up is activated in hardware								
		0 = USB module and supporting circuitry disabled (device detached)								

REGISTER 1	18-8: U1CC	N: USB CON	TROL REGI	STER (HOST	MODE ONL	Y)				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 15							bit 8			
R-x, HSC	R-x, HSC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
JSTATE	SE0	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN			
bit 7							bit 0			
Legend:		U = Unimplem	ented bit, read	l as '0'						
R = Readable	e bit	W = Writable I			are Settable/C	learable bit				
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unknown				
bit 15-8	Unimplemen	ted: Read as '0	,							
bit 7	-	Differential Re		Flag bit						
	1 = J state (differential '0' in low speed, differential '1' in full speed) detected on the USB									
	0 = No J state detected									
bit 6	SE0: Live Single-Ended Zero Flag bit									
	<ol> <li>Single-ended zero active on the USB bus</li> <li>No single-ended zero detected</li> </ol>									
L:1 F	•									
bit 5	<b>TOKBUSY:</b> Token Busy Status bit									
	<ul> <li>1 = Token being executed by the USB module in On-The-Go state</li> <li>0 = No token being executed</li> </ul>									
bit 4		dule Reset bit								
	1 = USB Reset has been generated; for software Reset, application must set this bit for 50 ms, then									
	clear it									
	0 = USB Reset terminated									
bit 3	HOSTEN: Host Mode Enable bit									
	<ul> <li>1 = USB host capability enabled; pull-downs on D+ and D- are activated in hardware</li> <li>0 = USB host capability disabled</li> </ul>									
bit 2	RESUME: Resume Signaling Enable bit									
5112	1 = Resume signaling activated; software must set bit for 10 ms and then clear to enable remote wake-up									
	0 = Resume signaling disabled									
bit 1	PPBRST: Ping-Pong Buffers Reset bit									
	1 = Reset all Ping-Pong Buffer Pointers to the EVEN BD banks									
	0 = Ping-Pong Buffer Pointers not reset									
bit 0		t-Of-Frame Ena		millioncord						
		Frame token se Frame token dis		millisecond						

# REGISTER 18-8: U1CON: USB CONTROL REGISTER (HOST MODE ONLY)

REGISTER 18	3-9: U1AD	DR: USB AD		GISTER			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LSPDEN ⁽¹⁾	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	LSPDEN: Low-Speed Enable Indicator bit ⁽¹⁾
	<ul><li>1 = USB module operates at low speed</li><li>0 = USB module operates at full speed</li></ul>
bit 6-0	ADDR<6:0>: USB Device Address bits

Note 1: Host mode only. In Device mode, this bit is unimplemented and read as '0'.

#### REGISTER 18-10: U1TOK: USB TOKEN REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—	—	—	—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PID3  | PID2  | PID1  | PID0  | EP3   | EP2   | EP1   | EP0   |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:				
R = Read	able bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-4	PID<3:0>: Token Type Identifier bits
	1101 = SETUP (TX) token type transaction ⁽¹⁾ 1001 = IN (RX) token type transaction ⁽¹⁾ 0001 = OUT (TX) token type transaction ⁽¹⁾
bit 3-0	EP<3:0>: Token Command Endpoint Address bits

This value must specify a valid endpoint on the attached device.

Note 1: All other combinations are reserved and are not to be used.

#### REGISTER 18-11: U1SOF: USB OTG START-OF-TOKEN THRESHOLD REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	_	—	—		
bit 15		-			•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
bit 7	•				•		bit 0
Legend:							
R = Readable bit V		W = Writable bit		U = Unimplemented bit, read as '0'			

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

-n = Value at POR

bit 7-0 **CNT<7:0>:** Start-Of-Frame Size bits;

Value represents 10 + (packet size of n bytes). For example:

'1' = Bit is set

0100 1010 = 64-byte packet

0010 1010 = **32-byte packet** 

0001 0010 = 8-byte packet

#### REGISTER 18-12: U1CNFG1: USB CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
UTEYE	UOEMON ⁽¹⁾	—	USBSIDL	—	—	PPB1	PPB0
bit 7			•				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	UTEYE: USB Eye Pattern Test Enable bit
	1 = Eye pattern test enabled
	0 = Eye pattern test disabled
bit 6	<b>UOEMON:</b> USB OE Monitor Enable bit ⁽¹⁾
	1 = $\overline{OE}$ signal active; it indicates intervals during which the D+/D- lines are driving
	0 = OE signal inactive
bit 5	Unimplemented: Read as '0'
bit 4	USBSIDL: USB OTG Stop in Idle Mode bit
	<ol> <li>Discontinue module operation when device enters Idle mode</li> </ol>
	<ul> <li>0 = Continue module operation in Idle mode</li> </ul>
bit 3-2	Unimplemented: Read as '0'

**Note 1:** This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set.

#### REGISTER 18-12: U1CNFG1: USB CONFIGURATION REGISTER 1 (CONTINUED)

bit 1-0	PPB<1:0>: Ping-Pong Buffers Configuration bit
	11 = EVEN/ODD ping-pong buffers enabled for Endpoints 1 to 15
	10 = EVEN/ODD ping-pong buffers enabled for all endpoints
	01 = EVEN/ODD ping-pong buffer enabled for OUT Endpoint 0
	00 = EVEN/ODD ping-pong buffers disabled

**Note 1:** This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set.

#### REGISTER 18-13: U1CNFG2: USB CONFIGURATION REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			_	_	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	UVCMPSEL	PUVBUS	EXTI2CEN	UVBUSDIS(1)	UVCMPDIS ⁽¹⁾	UTRDIS ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6	Unimplemented: Read as '0'
bit 5	UVCMPSEL: External Comparator Input Mode Select bit (see Table 18-3) <u>When UVCMPDIS is set:</u> 1 = Use 3 pin input for external comparators 0 = Use 2 pin input for external comparators
bit 4	PUVBUS: VBUS Pull-up Enable bit
	<ul> <li>1 = Pull-up on VBUS pin enabled</li> <li>0 = Pull-up on VBUS pin disabled</li> </ul>
bit 3	EXTI2CEN: I ² C [™] Interface For External Module Control Enable bit
	1 = External module(s) controlled via I ² C interface
	0 = External module(s) controller via dedicated pins
bit 2	UVBUSDIS: On-Chip 5V Boost Regulator Builder Disable bit ⁽¹⁾
	<ul> <li>1 = On-chip boost regulator builder disabled; digital output control interface enabled</li> <li>0 = On-chip boost regulator builder active</li> </ul>
bit 1	UVCMPDIS: On-Chip VBUS Comparator Disable bit ⁽¹⁾
	<ul> <li>1 = On-chip charge VBUS comparator disabled; digital input status interface enabled</li> <li>0 = On-chip charge VBUS comparator active</li> </ul>
bit 0	UTRDIS: On-Chip Transceiver Disable bit ⁽¹⁾
	1 = On-chip transceiver disabled; digital transceiver interface enabled
	0 = On-chip transceiver active
Note 1:	Never change these bits while the USBPWR bit is set (U1PWRC<0> = 1).

#### 18.7.2 USB INTERRUPT REGISTERS

#### REGISTER 18-14: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'					
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8	Unimplemented: Read as '0'
bit 7	IDIF: ID State Change Indicator bit
	1 = Change in ID state detected
	0 = No ID state change
bit 6	T1MSECIF: 1 Millisecond Timer bit
	1 = The 1 millisecond timer has expired
	0 = The 1 millisecond timer has not expired
bit 5	LSTATEIF: Line State Stable Indicator bit
	1 = USB line state (as defined by the SE0 and JSTATE bits) has been stable for 1 ms, but different from last time
	0 = USB line state has not been stable for 1 ms
bit 4	ACTVIF: Bus Activity Indicator bit
	1 = Activity on the D+/D- lines or VBUS detected
	0 = No activity on the D+/D- lines or VBUS detected
bit 3	SESVDIF: Session Valid Change Indicator bit
	1 = VBUS has crossed VA_SESS_END (as defined in the USB OTG Specification) ⁽¹⁾
	0 = VBUS has not crossed VA_SESS_END
bit 2	SESENDIF: B-Device VBUS Change Indicator bit
	<ul> <li>1 = VBUS change on B-device detected; VBUS has crossed VB_SESS_END (as defined in the USB OTG Specification)⁽¹⁾</li> </ul>
	0 = VBUS has not crossed VA_SESS_END
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVDIF A-Device VBUS Change Indicator bit
	1 = VBUS change on A-device detected; VBUS has crossed VA_VBUS_VLD (as defined in the USB OTG Specification) ⁽¹⁾
	0 = No VBUS change on A-device detected
Note 1:	VBUS threshold crossings may be either rising or falling.

**Note:** Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

### REGISTER 18-15: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	—	VBUSVDIE
bit 7							bit 0

Legend:				
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-8	Unimple	mented: Read as '0'		
bit 7	IDIE: ID I	Interrupt Enable bit		
		rupt enabled		
		rupt disabled		
bit 6		IE: 1 Millisecond Timer Inter	rupt Enable bit	
		rupt enabled		
bit 5		rupt disabled	t Enabla bit	
DIL S		E: Line State Stable Interrup		
		rupt enabled rupt disabled		
bit 4		Bus Activity Interrupt Enable	e bit	
		rupt enabled		
	0 = Inter	rupt disabled		
bit 3	SESVDIE	E: Session Valid Interrupt Ena	able bit	
	1 = Inter	rupt enabled		
	0 = Inter	rupt disabled		
bit 2	SESEND	IE: B-Device Session End In	iterrupt Enable bit	
		rupt enabled		
		rupt disabled		
bit 1	-	mented: Read as '0'		
bit 0		DIE: A-Device VBUS Valid Inte	errupt Enable bit	
		rupt enabled		
	0 = inter	rupt disabled		

### REGISTER 18-16: U1IR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R-0	R/K-0, HS
STALLIF	—	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF
bit 7					•		bit 0

Legend:	U = Unimplemented bit, read as '0'			
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	1 = A STALL handshake was sent by the peripheral during the handshake phase of the transaction in
	Device mode
·	0 = A STALL handshake has not been sent
bit 6	Unimplemented: Read as '0'
bit 5	RESUMEIF: Resume Interrupt bit
	1 = A K-state is observed on the D+ or D- pin for 2.5 $\mu$ s (differential '1' for low speed, differential '0' for
	full speed) 0 = No K-state observed
bit 4	IDLEIF: Idle Detect Interrupt bit
Dit 4	1 = Idle condition detected (constant Idle state of 3 ms or more)
	0 = No Idle condition detected
bit 3	TRNIF: Token Processing Complete Interrupt bit
	1 = Processing of current token is complete; read U1STAT register for endpoint information
	0 = Processing of current token not complete; clear U1STAT register or load next token from STAT (clearing this bit causes the STAT FIFO to advance)
bit 2	SOFIF: Start-Of-Frame Token Interrupt bit
	1 = A Start-Of-Frame token received by the peripheral or the Start-Of-Frame threshold reached by the host
	0 = No Start-Of-Frame token received or threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit (read-only)
	<ul> <li>1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit</li> </ul>
	0 = No unmasked error condition has occurred
bit 0	URSTIF: USB Reset Interrupt bit
	<ul> <li>1 = Valid USB Reset has occurred for at least 2.5 μs; Reset state must be cleared before this bit can be reasserted</li> </ul>
	0 = No USB Reset has occurred. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise oper- ations to write to a single bit position will cause all set bits at the moment of the write to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the
Note.	entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

#### REGISTER 18-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	R-0	R/K-0, HS					
STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF
bit 7							bit 0

Legend:	U = Unimplemented bit, re	ad as '0'	
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable	e bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	<ul> <li>1 = A STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode</li> <li>0 = A STALL handshake has not been sent</li> </ul>
bit 6	ATTACHIF: Peripheral Attach Interrupt bit
	<ul> <li>1 = A peripheral attachment has been detected by the module; set if the bus state is not SE0 and there has been no bus activity for 2.5 μs</li> <li>0 = No peripheral attachement detected</li> </ul>
bit 5	RESUMEIF: Resume Interrupt bit
	<ul> <li>1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed)</li> <li>0 = No K-state observed</li> </ul>
bit 4	IDLEIF: Idle Detect Interrupt bit
	<ul> <li>1 = Idle condition detected (constant Idle state of 3 ms or more)</li> <li>0 = No Idle condition detected</li> </ul>
bit 3	TRNIF: Token Processing Complete Interrupt bit
	<ul> <li>1 = Processing of current token is complete; read U1STAT register for endpoint information</li> <li>0 = Processing of current token not complete; clear U1STAT register or load next token from U1STAT</li> </ul>
bit 2	SOFIF: Start-Of-Frame Token Interrupt bit
	1 = A Start-Of-Frame token received by the peripheral or the Start-Of-Frame threshold reached by the host
	0 = No Start-Of-Frame token received or threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit
	<ul> <li>1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit</li> </ul>
	0 = No unmasked error condition has occurred
bit 0	DETACHIF: Detach Interrupt bit
	1 = A peripheral detachment has been detected by the module; Reset state must be cleared before this bit can be reasserted
	<ul> <li>No peripheral detachment detected. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.</li> </ul>
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the
	entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

#### REGISTER 18-18: U1IE: USB INTERRUPT ENABLE REGISTER (ALL USB MODES)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_			_	—		_	_			
bit 15	·						bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
STALLIE	ATTACHIE ⁽¹⁾	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE			
							DETACHIE			
bit 7							bit			
Legend:										
R = Readabl		W = Writable b	bit	U = Unimplem						
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-8	-	ed: Read as '0		11.19						
bit 7		ALL Handshake	Interrupt Ena	able bit						
	1 = Interrupt e 0 = Interrupt e									
bit 6			n Interrupt bit	(Host mode only	_{√)} (1)					
	1 = Interrupt e		i inton apt bit		,,					
	0 = Interrupt of									
bit 5	RESUMEIE: F	Resume Interru	ot bit							
	1 = Interrupt e									
	0 = Interrupt of									
bit 4		Detect Interrupt	bit							
	1 = Interrupt e 0 = Interrupt e									
bit 3		Processing Co	molete Interr	unt hit						
bit o	1 = Interrupt e	-		upt bit						
	0 = Interrupt of									
bit 2	SOFIE: Start-o	of-Frame Toker	Interrupt bit							
	1 = Interrupt									
	0 = Interrupt of	disabled								
bit 1	UERRIE: USB Error Condition Interrupt bit									
	1 = Interrupt enabled									
	0 = Interrupt						1 (11 1			
bit 0	Enable bit		B Reset Inter	rupt (Device mo	ode) or USB I	Jetach Interrup	t (Host mode			
	1 = Interrupt e									
	0 = Interrupt of	disabled								



#### REGISTER 18-19: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—		—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
BTSEF		DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF
BISEF	—	DIVIAEF	BIOEF	DENOEE	CRCIDEF	EOFEF	TIDEI
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'			
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	BTSEF: Bit Stuff Error Flag bit 1 = Bit stuff error has been detected
	1 = Bit stuff error has been detected0 = No bit stuff error
bit 6	Unimplemented: Read as '0'
bit 5	DMAEF: DMA Error Flag bit
	<ul> <li>1 = A USB DMA error condition detected; the data size indicated by the BD byte count field is less than the number of received bytes. The received data is truncated.</li> <li>0 = No DMA error</li> </ul>
bit 4	BTOEF: Bus Turnaround Time-out Error Flag bit
	1 = Bus turnaround time-out has occurred
1.11.0	0 = No bus turnaround time-out
bit 3	DFN8EF: Data Field Size Error Flag bit
	<ol> <li>Data field was not an integral number of bytes</li> <li>Data field was an integral number of bytes</li> </ol>
bit 2	CRC16EF: CRC16 Failure Flag bit
	1 = CRC16 failed
	0 = CRC16 passed
bit 1	For Device mode: CRC5EF: CRC5 Host Error Flag bit
	1 = Token packet rejected due to CRC5 error
	0 = Token packet accepted (no CRC5 error)
	For Host mode:
	EOFEF: End-Of-Frame Error Flag bit
	<ul> <li>1 = End-Of-Frame error has occurred</li> <li>0 = End-Of-Frame interrupt disabled</li> </ul>
bit 0	PIDEF: PID Check Failure Flag bit
DILU	1 = PID check failed
	0 = PID check passed. Individual bits can only be cleared by writing a '1' to the bit position as part of
	a word write operation on the entire register. Using Boolean instructions or bitwise operations to
	write to a single bit position will cause all set bits at the moment of the write to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the
	entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause
	all set bits at the moment of the write to become cleared.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	_	—		—	_				
bit 15							bit				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BTSEE	—	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE				
bit 7					•		bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
bit 15-8	Unimpleme	nted: Read as '	)'								
bit 7	BTSEE: Bit	Stuff Error Interr	upt Enable bit								
	1 = Interrup										
hit C		ot disabled	<b>,</b> '								
bit 6 bit 5	-	nted: Read as '									
DIL 5	DMAEE: DMA Error Interrupt Enable bit 1 = Interrupt enabled										
	0 = Interrupt disabled										
bit 4	BTOEE: Bus	BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit									
		ot enabled ot disabled									
bit 3	DFN8EE: Da	ata Field Size Er	ror Interrupt E	nable bit							
		ot enabled ot disabled									
bit 2	CRC16EE: (	CRC16 Failure I	nterrupt Enabl	e bit							
		ot enabled ot disabled									
bit 1	For Device n CRC5EE: Cl	<u>node:</u> RC5 Host Error	Interrupt Enab	le bit							
	<ul> <li>1 = Interrupt enabled</li> <li>0 = Interrupt disabled</li> </ul>										
	For Host mo	<u>de:</u>									
		l-of-Frame Erro	interrupt Ena	ble bit							
		ot enabled ot disabled									
bit 0		Check Failure Ir	nterrupt Enable	e bit							
		of enabled									
		ot disabled									

#### 18.7.3 USB ENDPOINT MANAGEMENT REGISTERS

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_	—	_	_	—	_			
oit 15							bit 8			
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
LSPD ⁽¹⁾	RETRYDIS ⁽¹⁾	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK			
bit 7							bit (			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15-8	Unimplement				(4)					
oit 7			onnection Enabl		only) ⁽¹⁾					
	<ul> <li>1 = Direct connection to a low-speed device enabled</li> <li>0 = Direct connection to a low-speed device disabled</li> </ul>									
	0 = Direct connection to a low-speed device disabled <b>RETRYDIS:</b> Retry Disable bit (U1EP0 only) ⁽¹⁾									
oit 6										
	<ol> <li>Retry NAK transactions disabled</li> <li>Retry NAK transactions enabled; retry done in hardware</li> </ol>									
bit 5	-		-							
oit 4	-	Unimplemented: Read as '0'								
	EPCONDIS: Bidirectional Endpoint Control bit									
		If EPTXEN and EPRXEN = 1: 1 = Disable Endpoint n from Control transfers; only Tx and Rx transfers allowed								
		<ul> <li>0 = Enable Endpoint n for Control (SETUP) transfers; Tx and Rx transfers also allowed.</li> </ul>								
		For all other combinations of EPTXEN and EPRXEN:								
	This bit is igno	ored.								
	EPRXEN: Endpoint Receive Enable bit									
bit 3	EPRXEN: End	apoint Receive	Enable bit							
bit 3	1 = Endpoint	n receive enal	bled							
	1 = Endpoint 0 = Endpoint	n receive enal n receive disa	bled							
	1 = Endpoint 0 = Endpoint <b>EPTXEN:</b> End	n receive enal n receive disa lpoint Transmi	bled bled t Enable bit							
	1 = Endpoint 0 = Endpoint EPTXEN: End 1 = Endpoint	n receive enat n receive disa lpoint Transmi n transmit ena	oled bled t Enable bit bled							
bit 2	1 = Endpoint 0 = Endpoint EPTXEN: End 1 = Endpoint 0 = Endpoint	n receive enal n receive disa lpoint Transmi n transmit ena n transmit disa	oled bled t Enable bit bled abled							
bit 2	1 = Endpoint 0 = Endpoint EPTXEN: End 1 = Endpoint 0 = Endpoint EPSTALL: En	n receive enal n receive disa lpoint Transmi n transmit ena n transmit disa dpoint Stall St	oled bled t Enable bit bled abled							
bit 2	<ol> <li>1 = Endpoint</li> <li>0 = Endpoint</li> <li>EPTXEN: End</li> <li>1 = Endpoint</li> <li>0 = Endpoint</li> <li>EPSTALL: En</li> <li>1 = Endpoint</li> </ol>	n receive enal n receive disa lpoint Transmi n transmit ena n transmit disa dpoint Stall St n was stalled	oled bled t Enable bit bled abled atus bit							
bit 2 bit 1	<ol> <li>1 = Endpoint</li> <li>0 = Endpoint</li> <li>EPTXEN: End</li> <li>1 = Endpoint</li> <li>0 = Endpoint</li> <li>EPSTALL: En</li> <li>1 = Endpoint</li> <li>0 = Endpoint</li> </ol>	n receive enal n receive disa lpoint Transmi n transmit ena n transmit disa dpoint Stall St n was stalled n was not stall	oled bled t Enable bit bled abled atus bit ed							
bit 3 bit 2 bit 1 bit 0	<ol> <li>1 = Endpoint</li> <li>0 = Endpoint</li> <li>EPTXEN: End</li> <li>1 = Endpoint</li> <li>0 = Endpoint</li> <li>EPSTALL: En</li> <li>1 = Endpoint</li> <li>0 = Endpoint</li> </ol>	n receive enal n receive disa lpoint Transmi n transmit ena n transmit disa dpoint Stall St n was stalled n was not stall dpoint Handsh	oled bled t Enable bit bled abled atus bit ed ake Enable bit							

Note 1: These bits are available only for U1EP0, and only in Host mode. For all other U1EPn registers, these bits are always unimplemented and read as '0'.

### 18.7.4 USB VBUS POWER CONTROL REGISTER

#### REGISTER 18-22: U1PWMCON: USB VBUS PWM GENERATOR CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
PWMEN		—	—	—	_	PWMPOL	CNTEN			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	_				
bit 7 bit 0										
r										
Legend:										
R = Readable bit W = Writable bit				U = Unimplem	nented bit, read	d as '0'				
-n = Value a	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			own			
bit 15	PWMEN: PW	/M Enable bit								
	•	nerator is enabl nerator is disab		neld in Reset st	ate specified b	y PWMPOL				
bit 14-10	Unimplemer	nted: Read as '0	)'							
bit 9	PWMPOL: P	WM Polarity bit								
		tput is active-lov								
	0 = PWM ou	tput is active-hi	gh and resets l	ow						
bit 8	CNTEN: PW	CNTEN: PWM Counter Enable bit								
	1 = Counter 0 = Counter									
bit 7-0	Unimplemer	nted: Read as '0	)'							

## 19.0 PARALLEL MASTER PORT (PMP)


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 13. "Parallel Master Port (PMP)" (DS39713).

The Parallel Master Port (PMP) module is a parallel, 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

**Note:** A number of the pins for the PMP are not present on PIC24FJ64GB0 family devices. Refer to the specific device's pinout to determine which pins are available.

Key features of the PMP module include:

- Up to 16 Programmable Address Lines
- One Chip Select Line
- Programmable Strobe Options:
  - Individual Read and Write Strobes or;
  - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
  - Address Support
  - 4-Byte Deep Auto-Incrementing Buffer
- · Programmable Wait States
- · Selectable Input Voltage Levels



PMPEN	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
FIVIFEIN		PSIDL	ADRMUX1 ⁽¹⁾	ADRMUX0 ⁽¹⁾	PTBEEN	PTWREN	PTRDEN		
bit 15		÷				·	bit		
R/W-0	R/W-0	R/W-0 ⁽²⁾	U-0	R/W-0 ⁽²⁾	R/W-0	R/W-0	R/W-0		
CSF1	CSF0	ALP	0-0	CS1P	BEP	WRSP	RDSP		
bit 7	CSFU	ALF		COTF	DEF	WKGF	bit		
Legend:									
R = Readabl	o hit	W = Writable	bit	U = Unimplem	anted hit rea	d as '0'			
				-			0000		
-n = Value at	PUR	'1' = Bit is se	l	'0' = Bit is clea	leu	x = Bit is unkr	IOWIT		
bit 15	PMPEN: Par	allel Master Po	ort Enable bit						
	1 = PMP ena 0 = PMP dis		hip access perfo	ormed					
bit 14		nted: Read as							
bit 13	-	in Idle Mode b							
bit 10	•			evice enters Idle	mode				
			ation in Idle mod		mode				
bit 12-11	ADRMUX<1:	:0>: Address/D	ata Multiplexing	Selection bits ⁽¹	)				
	11 = Reserv	/ed		-					
				l on PMD<7:0>					
	01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins; upper 3 bits are multiplexed o PMA<10:8>								
			ess are multiple	exed on PMD<7	':0> pins; up	per 3 bits are r	nultiplexed o		
	PMA<	10:8>			':0> pins; up	per 3 bits are r	nultiplexed o		
bit 10	PMA< 00 = Addres	10:8> ss and data ap	pear on separat	e pins		per 3 bits are r	nultiplexed c		
bit 10	PMA<´ 00 = Addres <b>PTBEEN:</b> By	10:8> ss and data ap rte Enable Port	pear on separat			per 3 bits are r	nultiplexed o		
bit 10	PMA< 00 = Addres	10:8> ss and data ap rte Enable Port ort enabled	pear on separat	e pins		per 3 bits are r	nultiplexed o		
bit 10 bit 9	PMA< 00 = Addres <b>PTBEEN:</b> By 1 = PMBE pc 0 = PMBE pc	10:8> ss and data app rte Enable Port ort enabled ort disabled	pear on separat	e pins Bit Master mode		per 3 bits are r	nultiplexed o		
	PMA< 00 = Addres <b>PTBEEN:</b> By 1 = PMBE pc 0 = PMBE pc <b>PTWREN:</b> W 1 = PMWR/F	10:8> ss and data app te Enable Port ort enabled ort disabled /rite Enable Str PMENB port er	pear on separat Enable bit (16- obe Port Enable	e pins Bit Master mode		per 3 bits are r	nultiplexed o		
bit 9	PMA< 00 = Addres <b>PTBEEN:</b> By 1 = PMBE pc 0 = PMBE pc <b>PTWREN:</b> W 1 = PMWR/F 0 = PMWR/F	10:8> ss and data app rte Enable Port ort enabled ort disabled /rite Enable Str PMENB port er PMENB port dis	pear on separat Enable bit (16- obe Port Enable nabled sabled	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
	PMA< 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re	10:8> ss and data ap rte Enable Port ort enabled ort disabled /rite Enable Str PMENB port er PMENB port dis ead/Write Strot	pear on separat Enable bit (16- obe Port Enable nabled sabled pe Port Enable b	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
bit 9	PMA< 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F	10:8> ss and data app te Enable Port ort enabled ort disabled /rite Enable Str PMENB port er PMENB port dis ead/Write Strok PMWR port ena	pear on separat Enable bit (16- obe Port Enable nabled sabled pe Port Enable b abled	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
bit 9	PMA< 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F 0 = PMWR/F 1 = PMRD/F 0 = PMRD/F	10:8> ss and data appresent the Enable Port ort enabled ort disabled frite Enable Stro PMENB port en PMENB port dis ead/Write Strok PMWR port ena	pear on separat Enable bit (16- obe Port Enable nabled sabled pe Port Enable b abled	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
bit 9 bit 8	PMA< 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F 0 = PMWR/F 1 = PMRD/F 0 = PMRD/F	10:8> ss and data app rte Enable Port ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port dis PMWR port dis PMWR port dis PMWR port dis PMWR port dis PMWR port dis PMWR port dis	pear on separat Enable bit (16- obe Port Enable nabled sabled pe Port Enable b abled	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
bit 9 bit 8	PMA<' 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F	10:8> ss and data app rte Enable Port ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port dis PMWR port dis PMWR port dis PMWR port dis PMWR port dis PMWR port dis PMWR port dis	pear on separat Enable bit (16- obe Port Enable nabled sabled oe Port Enable b abled abled notion bits	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed c		
bit 9 bit 8	PMA<' 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 0 = PMRD/F 0 = PMRD/F 1 = Reserve 10 = PMCS1 01 = Reserve	10:8> ss and data app te Enable Port ort enabled ort disabled /rite Enable Str PMENB port er PMENB port disa 2MWR port disa 2000 Chip Select Fur ed functions as c	pear on separat Enable bit (16- obe Port Enable nabled sabled oe Port Enable b abled abled notion bits	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
bit 9 bit 8 bit 7-6	PMA<' 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F 0 = PMWR/F 0 = PMRD/F 0 = PMRD/F PMRD/F 0 = PMRD/F 0 = PMRD/F 0	10:8> ss and data appresent the enable Port ort enabled ort disabled frite Enable Str PMENB port en PMENB port disa PMWR port ena MWR port disa Chip Select Fur ed functions as c ed ed	pear on separat Enable bit (16- obe Port Enable sabled be Port Enable b abled abled nction bits	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
bit 9 bit 8	PMA<' 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F 0 = PMWR/F 0 = PMRD/P 0 = PMRD/P CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = Reserve 00 = Reserve ALP: Addres	10:8> ss and data app rte Enable Port ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port disa PMWR port disa PMWR port disa Chip Select Fur ed functions as c ed ss Latch Polarit	pear on separat Enable bit (16- obe Port Enable sabled pe Port Enable b abled abled nction bits thip set	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
bit 9 bit 8 bit 7-6	PMA<' 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F 0 = PMWR/F 0 = PMRD/F 0 = PMRD/F CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = Reserve 00 = Reserve ALP: Address 1 = Active-hi	10:8> ss and data appresent the enable Port ort enabled ort disabled frite Enable Str PMENB port en PMENB port disa PMWR port ena MWR port disa Chip Select Fur ed functions as c ed ed	pear on separat Enable bit (16- obe Port Enable sabled pe Port Enable t abled abled nction bits thip set y bit ⁽²⁾ Id <u>PMALH</u> )	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
bit 9 bit 8 bit 7-6 bit 5	PMA<' 00 = Addres PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F 1 = Reserve 10 = PMCS1 01 = Reserve 10 = Reserve ALP: Addres 1 = Active-hi 0 = Active-lo	10:8> ss and data app rte Enable Port ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis ead/Write Strob PMWR port dis PMWR port dis PMW	pear on separat Enable bit (16- obe Port Enable sabled be Port Enable b abled abled abled hotion bits hip set y bit ⁽²⁾ id <u>PMALH</u> )	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		
bit 9 bit 8 bit 7-6	PMA<' 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Ref 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 0 = PMRD/F CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = Reserve 00 = Reserve ALP: Address 1 = Active-hi 0 = Active-lo Unimplemen	10:8> ss and data app rte Enable Port ort enabled ort disabled /rite Enable Str PMENB port er PMENB port disa ad/Write Strob PMWR port disa PMWR port disa P	pear on separat Enable bit (16- obe Port Enable sabled be Port Enable b abled abled action bits thip set y bit ⁽²⁾ d <u>PMALH</u> ) '0'	e pins Bit Master mode e bit		per 3 bits are r	nultiplexed o		

#### REGISTER 19-1: PMCON: PARALLEL PORT CONTROL REGISTER

These bits have no effect when their corresponding pins are used as address lines.

### REGISTER 19-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 2	<b>BEP:</b> Byte Enable Polarity bit 1 = Byte enable active-high <u>(PMBE)</u> 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master Mode 2 (PMMODE<9:8> = 00,01,10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	For Master Mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master Mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)
	<u>For Master Mode 1 (PMMODE&lt;9:8&gt; = 11):</u> 1 = Read/write strobe active-high ( <u>PMRD</u> /PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

- **Note 1:** PMA<10:2> bits are not available on 28-pin devices.
  - 2: These bits have no effect when their corresponding pins are used as address lines.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0			
bit 15	•						bit 8			
DAMA	DAMA	DAMA	DAMA	DAMA	D444 0	DAALO	DAMA			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WAITB1 ⁽¹⁾	WAITB0 ⁽¹⁾	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1 ⁽¹⁾	WAITEO ⁽¹⁾			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15	-	bit (Master mod	• •							
			when the proce	essor stall is ac	tive)					
bit 14-13	0 = Port is no	2	ot Mada hita							
DIL 14-13		Interrupt Reque		er 3 is read or W	Vrite Buffer 3 is	written (Buffere	d PSP mode)			
		•			1 (Addressable	•				
		rrupt generated	· •							
		ot generated at rrupt generated		read/write cycl	е					
bit 12-11		ncrement Mod								
				ement (Legacy	PSP mode on	ly)				
	10 = Decrement ADDR<10:0> by 1 every read/write cycle									
	<ul> <li>01 = Increment ADDR&lt;10:0&gt; by 1 every read/write cycle</li> <li>00 = No increment or decrement of address</li> </ul>									
bit 10		6-Bit Mode bit		33						
Sit TO			er is 16 bits: a	read or write to	the Data regist	ter invokes two	8-bit transfers			
					he Data registe					
bit 9-8		Parallel Port N								
					PMBE, PMA <x:< td=""><td></td><td>':0&gt;)</td></x:<>		':0>)			
	<ul> <li>10 = Master Mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA<x:0> and PMD&lt;7:0&gt;)</x:0></li> <li>01 = Enhanced PSP control signals (PMRD, PMWR, PMCS1, PMD&lt;7:0&gt; and PMA&lt;1:0&gt;)</li> </ul>									
					PMWR, PMCS					
bit 7-6	WAITB<1:0>:	: Data Setup to	Read/Write W	ait State Config	guration bits ⁽¹⁾					
				ess phase of 4						
				ess phase of 3 ess phase of 2						
				ess phase of 1						
bit 5-2			-	Wait State Cor						
	1111 <b>= Wait</b> o	of additional 15	TCY							
		of additional 1	Toy							
		of additional 1		n forced into or	ne Tcy)					
bit 1-0		-	<b>、</b> 1	State Configura	<b>,</b>					
	11 = Wait of			-						
	10 = Wait of									
	01 = Wait of 00 = Wait of									

#### REGISTER 19-2: PMMODE: PARALLEL PORT MODE REGISTER

**Note 1:** WAITB and WAITE bits are ignored whenever WAITM<3:0> = 0000.

#### REGISTER 19-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	CS1	—	—	—	ADDR10 ⁽¹⁾	ADDR9 ⁽¹⁾	ADDR8 ⁽¹⁾
bit 15					•		bit 8

| R/W-0                |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| ADDR7 ⁽¹⁾ | ADDR6 ⁽¹⁾ | ADDR5 ⁽¹⁾ | ADDR4 ⁽¹⁾ | ADDR3 ⁽¹⁾ | ADDR2 ⁽¹⁾ | ADDR1 ⁽¹⁾ | ADDR0 ⁽¹⁾ |
| bit 7                |                      |                      |                      |                      |                      |                      | bit 0                |

### Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented:	Read	as	'0'
--------	----------------	------	----	-----

- bit 14 CS1: Chip Select 1 bit
  - 1 = Chip Select 1 is active
  - 0 = Chip Select 1 is inactive
- bit 13-11 Unimplemented: Read as '0'
- bit 10-0 ADDR<10:0>: Parallel Port Destination Address bits⁽¹⁾

**Note 1:** PMA<10:2> bits are not available on 28-pin devices.

#### REGISTER 19-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	PTEN14	—	—	_	PTEN10 ⁽¹⁾	PTEN9 ⁽¹⁾	PTEN8 ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN7 ⁽¹⁾	PTEN6 ⁽¹⁾	PTEN5 ⁽¹⁾	PTEN4 ⁽¹⁾	PTEN3 ⁽¹⁾	PTEN2 ⁽¹⁾	PTEN1	PTEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	PTEN14: PMCS1 Strobe Enable bit
	<ul><li>1 = PMCS1 functions as chip select</li><li>0 = PMCS1 pin functions as port I/O</li></ul>
bit 13-11	Unimplemented: Read as '0'
bit 10-2	PTEN<10:2>: PMP Address Port Enable bits ⁽¹⁾
	<ul><li>1 = PMA&lt;10:2&gt; function as PMP address lines</li><li>0 = PMA&lt;10:2&gt; function as port I/O</li></ul>
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	<ul> <li>1 = PMA1 and PMA0 function as either PMA&lt;1:0&gt; or PMALH and PMALL</li> <li>0 = PMA1 and PMA0 pads function as port I/O</li> </ul>

**Note 1:** PMA<10:2> bits are not available on 28-pin devices.

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0
IBF	IBOV	—	—	IB3F	IB2F	IB1F	IB0F
bit 15							bit 8
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1
OBE	OBUF		_	OB3E	OB2E	OB1E	OB0E
bit 7							bit 0
Legend:		HS = Hardwa	e Settable bit				
R = Readab	le bit	W = Writable	oit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15	•	ffer Full Status					
	<ul> <li>1 = All writable input buffer registers are full</li> <li>0 = Some or all of the writable input buffer registers are empty</li> </ul>						
			•	registers are el	mpty		
bit 14		Buffer Overflow		ton conversel (n	avet be cleared	dia coffuero)	
	1 = A write a 0 = No overfl	ttempt to a full i	nput byte regis	ster occurred (n	nust be cleared	a in software)	
bit 13-12		ted: Read as '0	)'				
bit 11-8	•	out Buffer x Sta					
		fer contains dat		been read (rea	ding buffer will	clear this bit)	
	0 = Input buf	fer does not co	ntain any unrea	ad data	·		
bit 7	•	Buffer Empty S					
		ble output buffe	•		<b>6</b> 11		
L:1 0		all of the reada	•	•	e TUII		
bit 6	•	it Buffer Underf ccurred from an			nuat ha alaara	d in coffworo)	
	0 = No under		empty output	byte register (r		u in Soltware)	
bit 5-4	Unimplemen	ted: Read as 'd	)'				
bit 3-0	OB3E:OB0E	Output Buffer x	Status Empty	bits			
		uffer is empty (\			lear this bit)		
	0 = Output bi	uffer contains d	ata that has no	ot been transmi	tted		

#### REGISTER 19-5: PMSTAT: PARALLEL PORT STATUS REGISTER

#### REGISTER 19-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER


U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	_	—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—		—	—	RTSECSEL1 ⁽¹⁾	RTSECSEL0 ⁽¹⁾	PMPTTL
bit 7			•	•			bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read a	as '0'	
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unknow	vn
bit 15-3	Unimpleme	nted: Read as	<b>'</b> 0'				
bit 2-1	<b>RTSECSEL</b>	<1:0>: RTCC S	Seconds Clock	Output Select	t bits ⁽¹⁾		
	11 = Reser	ved; do not use	9				

- 10 = RTCC source clock is selected for the RTCC pin (clock can be LPRC or SOSC, depending on the setting of the Flash Configuration bit, RTCOSC (CW4<5>))
- 01 = RTCC seconds clock is selected for the RTCC pin
- 00 = RTCC alarm pulse is selected for the RTCC pin


#### bit 0 **PMPTTL:** PMP Module TTL Input Buffer Select bit

- 1 = PMP module uses TTL input buffers
- 0 = PMP module uses Schmitt Trigger input buffers
- Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>) bit needs to be set.

#### FIGURE 19-2: LEGACY PARALLEL SLAVE PORT EXAMPLE




#### FIGURE 19-3: ADDRESSABLE PARALLEL SLAVE PORT EXAMPLE



#### TABLE 19-1: SLAVE MODE ADDRESS RESOLUTION

PMA<1:0>	Output Register (Buffer)	Input Register (Buffer)
00	PMDOUT1<7:0> (0)	PMDIN1<7:0> (0)
01	PMDOUT1<15:8> (1)	PMDIN1<15:8> (1)
10	PMDOUT2<7:0> (2)	PMDIN2<7:0> (2)
11	PMDOUT2<15:8> (3)	PMDIN2<15:8> (3)


## FIGURE 19-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)




## FIGURE 19-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)

PIC24F	PMA<10:8>	
	PMD<7:0> PMA<7:0>	
	PMCS1	
		Address Bus
		Multiplexed Data and Address Bus
		Control Lines


## FIGURE 19-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)







#### FIGURE 19-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION




© 2009 Microchip Technology Inc.


### FIGURE 19-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION

PIC24F	Parallel Peripheral	
PMD<7:0>	AD<7:0>	
PMALL	ALE	
PMCS1	→ CS	Address Bus
PMRD	→ RD	Data Bus
PMWR	→ WR	Control Lines


#### FIGURE 19-10: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 8-BIT DATA)



#### FIGURE 19-11: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 16-BIT DATA)



#### FIGURE 19-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)



## 20.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696).

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.

Key features of the RTCC module are:


- · Operates in Deep Sleep mode
- · Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- · Visibility of one half second period
- Provides calendar weekday, date, month and year

- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- Alarm repeat with decrementing counter
- · Alarm with indefinite repeat chime
- Year 2000 to 2099 leap year correction
- BCD format for smaller software overhead
- Optimized for long-term battery operation
- User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic auto-adjust

### 20.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator or the LPRC Low-Power Internal RC Oscillator as the clock reference for the RTCC module. This is configured using the RTCOSC (CW4<5>) Configuration bit. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs.

The SOSC and RTCC will both remain running while the device is held in Reset with  $\overline{\text{MCLR}}$  and will continue running after  $\overline{\text{MCLR}}$  is released.



#### FIGURE 20-1: RTCC BLOCK DIAGRAM

#### 20.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

#### 20.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 20-1).

By writing to the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrements by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 20-1: RTCVAL REGISTER MAPPING

RTCPTR<1:0>	RTCC Value Register Window			
RICFIRCI.0>	RTCVAL<15:8>	RTCVAL<7:0>		
00	MINUTES	SECONDS		
01	WEEKDAY	HOURS		
10	MONTH	DAY		
11	—	YEAR		

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 20-2).

By writing to the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrements by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

#### EXAMPLE 20-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL, #13"); //set the RTCWREN bit
asm volatile("pop w8");
asm volatile("pop w7");
```

#### TABLE 20-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window		
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>	
00	ALRMMIN	ALRMSEC	
01	ALRMWD	ALRMHR	
10	ALRMMNTH	ALRMDAY	
11	_	—	

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

#### 20.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 20-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 20-1.

### 20.2.3 SELECTING RTCC CLOCK SOURCE

The clock source for the RTCC module can be selected using the Flash Configuration bit, RTCOSC (CW4<5>). When the bit is set to '1', the Secondary Oscillator (SOSC) is used as the reference clock, and when the bit is '0', LPRC is used as the reference clock.

#### 20.2.4 RTCC CONTROL REGISTERS

## REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL7  | CAL6  | CAL5  | CAL4  | CAL3  | CAL2  | CAL1  | CAL0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	RTCEN: RTCC Enable bit ⁽²⁾
	1 = RTCC module is enabled
	0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit
	<ul> <li>1 = RTCVALH and RTCVALL registers can be written to by the user</li> <li>0 = RTCVALH and RTCVALL registers are locked out from being written to by the user</li> </ul>
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit
	<ul> <li>1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.</li> <li>0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple</li> </ul>
bit 11	HALFSEC: Half Second Status bit ⁽³⁾
bit II	1 = Second half period of a second
	0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit
	<ul> <li>1 = RTCC output enabled</li> <li>0 = RTCC output disabled</li> </ul>
bit 9-8	RTCPTR<1:0>: RTCC Value Register Window Pointer bits
	Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers. The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.
	<u>RTCVAL&lt;15:8&gt;:</u> 00 = MINUTES 01 = WEEKDAY 10 = MONTH
	11 = Reserved
	RTCVAL<7:0>:
	00 = SECONDS 01 = HOURS
	10 = DAY
	11 = YEAR
Note 1:	The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- **3:** This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

## REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

bit 7-0	CAL<7:0>: RTC Drift Calibration bits
	01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
	01111111 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment
	11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
	10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- **Note 1:** The RCFGCAL register is only affected by a POR.
  - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
  - 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

#### REGISTER 20-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	—	_	—	RTSECSEL1 ⁽¹⁾	RTSECSEL0 ⁽¹⁾	PMPTTL
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

'1' = Bit is set

bit 15-3	Unimplemented: Read as '0'
----------	----------------------------

n = Value at POR

bit 2-1	RTSECSEL<1:0>: RTCC Seconds Clock Output Select bits ⁽¹⁾
---------	---------------------------------------------------------------------


- 11 = Reserved; do not use
  - 10 = RTCC source clock is selected for the RTCC pin (clock can be LPRC or SOSC, depending on the setting of the RTCOSC bit (CW4<5>))

'0' = Bit is cleared

- 01 = RTCC seconds clock is selected for the RTCC pin
- 00 = RTCC alarm pulse is selected for the RTCC pin

bit 0 **PMPTTL:** PMP Module TTL Input Buffer Select bit

- 1 = PMP module uses TTL input buffers
- 0 = PMP module uses Schmitt Trigger input buffers



x = Bit is unknown

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTRO			
bit 15		-	•		-	-	bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	ALRMEN: Al	arm Enable bit								
			red automatica	lly after an ala	arm event whe	never ARPT<7	:0> = 00h an			
	CHIME =	,								
	0 = Alarm is									
bit 14	CHIME: Chim		T .7 0. 1.11							
		s enabled; ARP s disabled; ARP				to FFN				
bit 13-10										
511 15-10	AMASK<3:0>: Alarm Mask Configuration bits									
	0000 = Every half second 0001 = Every second									
	0010 = Every 10 seconds									
	0011 = Every minute									
	0100 = Every 10 minutes									
	0101 = Every hour									
	0110 = Once a day 0111 = Once a week									
	1000 = Onc									
		e a year (excep		red for Februa	ry 29 th , once e	very 4 years)				
		erved; do not u								
		erved; do not u			•.					
bit 9-8		1:0>: Alarm Val	-							
	Points to the corresponding Alarm Value registers when reading the ALRMVALH and ALRMVALL registers The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches '00'.									
	The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches '00'. ALRMVAL<15:8>:									
		<u>ALRMVAL&lt;15:8&gt;:</u> 00 = ALRMMIN								
	01 = ALRMW	01 = ALRMWD								
	10 = ALRMMNTH									
	11 = Unimplemented									
	ALRMVAL<7:0>:									
	00 = ALRMSEC 01 = ALRMHR									
	10 = ALRMDAY									
	11 = Unimple	emented								
	ARPT<7:0>:	Alarm Repeat	Counter Value I	oits						
bit 7-0		Alarm will rep	eat 255 more ti	mes						
bit 7-0	$\perp \perp \perp \perp \perp \perp \perp \perp \perp =$									
bit 7-0	•									
bit 7-0	· ·									
bit 7-0		Alarm will not	repeat							
bit 7-0		Alarm will not decrements on		nt; it is prevent	ted from rolling	over from 00h	to FFh unles			

#### 20.2.5 RTCVAL REGISTER MAPPINGS

### REGISTER 20-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

| U-0, HSC |
|----------|----------|----------|----------|----------|----------|----------|----------|
| —        | —        | —        | —        | —        | —        | —        | —        |
| bit 15   |          |          |          |          |          |          | bit 8    |

| R/W-x, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| YRTEN3     | YRTEN2     | YRTEN1     | YRTEN0     | YRONE3     | YRONE2     | YRONE1     | YRONE0     |
| bit 7      |            |            |            |            |            |            | bit 0      |

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

#### **REGISTER 20-5:** MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0, HSC	U-0, HSC	U-0, HSC	R/W-x, HSC				
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0, HSC	U-0, HSC	R/W-x, HSC					
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:	HSC = Hardware Settable/0	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

 bit 15-13
 Unimplemented: Read as '0'

 bit 12
 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.

 bit 11-8
 MTHONE

 MTHONE
 Sinary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.

 bit 7-6
 Unimplemented: Read as '0'

 bit 5-4
 DAYTEN

 Days
 Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.

bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

### REGISTER 20-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0, HSC	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC				
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0, HSC	U-0, HSC	R/W-x, HSC					
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:	HSC = Hardware Settable/C	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

#### REGISTER 20-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0, HSC	R/W-x, HSC						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0, HSC	R/W-x, HSC						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

#### 20.2.6 ALRMVAL REGISTER MAPPINGS

### **REGISTER 20-8:** ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—		MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15	·		•	•	•	•	bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15-13	Unimplement	ed: Read as '0					
bit 12	MTHTEN0: B	inary Coded De	ecimal Value o	f Month's Tens	Digit bit		
	Contains a va	lue of '0' or '1'.					
bit 11-8	MTHONE<3:	<b>0&gt;:</b> Binary Cod	ed Decimal Va	lue of Month's	Ones Digit bits		
	Contains a va	lue from 0 to 9					
bit 7-6	Unimplemen	ted: Read as '	כ'				
bit 5-4	DAYTEN<1:0	>: Binary Code	ed Decimal Val	ue of Day's Ten	s Digit bits		
	Contains a va	lue from 0 to 3		-	-		
bit 3-0	DAYONE<3:0	>: Binary Code	ed Decimal Val	ue of Day's On	es Digit bits		
	Contains a va	lue from 0 to 9		-	-		

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

## REGISTER 20-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
	—	_	—	_	WDAY2	WDAY1	WDAY0
bit 15	•	•	·	•	•		bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

#### REGISTER 20-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

© 2009 Microchip Technology Inc.

### 20.3 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will either be added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device; the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.
- 3. a) If the oscillator is faster than ideal (negative result from step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower than ideal (positive result from step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

Divide the number of error clocks per minute by 4 to get the correct calibration value and load the RCFGCAL register with the correct value. (Each 1-bit increment in the calibration adds or subtracts 4 pulses.)

#### EQUATION 20-1:

(Ideal Frequency[†] – Measured Frequency) * 60 = Clocks per Minute

† Ideal Frequency = 32,768 Hz

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off or immediately after the rising edge of the seconds pulse.

Note:	It is up to the user to include, in the error
	value, the initial error of the crystal drift
	due to temperature and drift due to crystal
	aging.

### 20.4 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options are available

#### 20.4.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As displayed in Figure 20-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPT bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

#### 20.4.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note: Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

Alarm Mask Setting	Day of					
(AMASK<3:0>)	the Week	Month	Day	Hours	Minutes	Seconds
0000 - Every half second 0001 - Every second					:	
0010 - Every 10 seconds					:	s
0011 - Every minute					:	s s
0100 - Every 10 minutes					: m	s s
0101 - Every hour					: m m ;	s s
0110 - Every day				h h	: m m ;	s s
0111 - Every week	d			h h	: m m ;	s s
1000 - Every month			dd	hh	: m m ;	ss
1001 - Every year ⁽¹⁾		<b>m m</b> /	d d	h h	: m m ;	s s
1001 - Every year ⁽¹⁾ Note 1: Annually, except when				h h	: m m ;	s

NOTES:


### 21.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 30. "Programmable Cyclic Redundancy Check (CRC)" (DS39714).


The programmable CRC generator provides a hardware-implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- Independent data and polynomial lengths
- · Configurable Interrupt output
- Data FIFO

A simplified block diagram of the CRC generator is shown in Figure 21-1. A simple version of the CRC shift engine is shown in Figure 21-2.



#### FIGURE 21-2: CRC SHIFT ENGINE DETAIL




### 21.1 User Interface

#### 21.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation; functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit equation and the other a 32-bit equation:



To program these polynomials into the CRC generator, set the register bits as shown in Table 21-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length N, it is assumed that the *N*th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

#### 21.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value between one and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is four words deep. When the DWIDTH value is between 15 and 8, the FIFO is 8 words deep. When the DWIDTH value is less than 8, the FIFO is 16 words deep.

The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is one byte. For example, if the DWIDTH value is five, then the size of the data is DWIDTH + 1, or six. The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTH value is 24, the VWORD bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written before CRCDATH.

The CRC engine starts shifting data when the CRCGO bit is set and the value of VWORD is greater than zero. Each word is copied out of the FIFO into a buffer register, which decrements VWORD. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle, until the VWORD value reaches zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

When the VWORD value reaches the maximum value for the configured value of DWIDTH (4, 8 or 16), the CRCFUL bit becomes set. When the VWORD value reaches zero, the CRCMPT bit becomes set. The FIFO is emptied and VWORD<4:0> are set to '00000' whenever CRCEN is '0'.

At least one instruction cycle must pass, after a write to CRCDAT, before a read of the VWORD bits is done.

CRC Control	Bit V	alues
Bits	16-Bit Polynomial	32-Bit Polynomial
PLEN<4:0>	01111	11111
X<31:16>	x000 0000 0000 0000x	0000 0100 1100 0001
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x

#### TABLE 21-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIAL

### 21.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction of the data that is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

### 21.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.

If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt.

### 21.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- 2. Configure the module for the desired operation:
  - Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits
  - d) Configure the data width and shift direction using the DWIDTH and LENDIAN bits
  - e) Select the desired interrupt mode using the CRCISEL bit
- Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left
- Clear old results by writing 00h to CRCWDATL and CRCWDATH. CRCWDAT can also be left unchanged to resume a previously halted calculation.
- 5. Set the CRCGO bit to start calculation.
- 6. Write remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.

### 21.2 Registers

There are eight registers associated with the module:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 21-1 and Register 21-2) control the operation of the module, and configure the various settings. The CRCXOR registers (Register 21-3 and Register 21-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word, input data and CRC processed output, respectively.

R/W-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0			
CRCEN		CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0			
bit 15							bit 8			
R-0, HCS	R-1, HCS	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	U-0			
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—					
bit 7							bit (			
Legend:		HC = Hardware			are Clearable/S					
R = Readable		W = Writable bit	t	-	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown			
bit 15	CRCEN: CR	C Enable bit								
510 10	1 = Module									
		enabled. All state	machines, poir	iters and CRCW	DAT/CRCDAT	are reset; oth	ner SFRs are			
	NOT res									
oit 14	Unimplemen	ted: Read as '0'								
pit 13	CSIDL: CRC Stop in Idle Mode bit									
		nue module operation module operation		ce enters Idle m	ode					
bit 12-8	VWORD<4:0	VWORD<4:0>: Pointer Value bits								
		number of valid v $PLEN<3:0> \le 7.$	words in the FIF	O. Has a maxin	num value of 8	when PLEN<	3:0> > 7,			
bit 7	CRCFUL: FI	FO Full bit								
	1 = FIFO is full									
	0 = FIFO is r									
bit 6	CRCMPT: FIFO Empty Bit									
	1 = FIFO is empty 0 = FIFO is not empty									
bit 5		RC interrupt Sele	oction bit							
DIL D		on FIFO empty;		is not complete	2					
		on shift complete								
bit 4	CRCGO: Sta	-								
	1 = Start CR	C serial shifter								
	0 = CRC ser	ial shifter is turne	ed off							
bit 3	LENDIAN: D	ata Shift Direction	n Select bit							
		rd is shifted into t								
		rd is shifted into t	he CRC starting	with the MSb (	big endian)					
bit 2-0	Unimplemen	ted: Read as '0'								

## REGISTER 21-1: CRCCON1: CRC CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15-13	Unimplemen	ted: Read as 'o	)'				

### REGISTER 21-2: CRCCON2: CRC CONTROL REGISTER 2

bit 12-8	DWIDTH<4:0>: Data Width Select bits
	Defines the width of the data word (Data Word Width = (DWIDTH<4:0>) + 1).
bit 7-5	Unimplemented: Read as '0'
bit 4-0	PLEN<4:0>: Polynomial Length Select bits
	Defines the length of the CRC polynomial (Polynomial Length = (PLEN<4:0>) + 1).

### REGISTER 21-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

oit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
X7	X6	X5	X4	X3	X2	X1	_

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X31	X30	X29	X28	X27	X26	X25	X24
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X23	X22	X21	X20	X19	X18	X17	X16
bit 7							bit 0
Legend:							
R = Readable bit W = Wi		W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	

### REGISTER 21-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE

bit 15-0 X<31:16>: XOR of Polynomial Term Xⁿ Enable bits

# 22.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 17. "10-Bit A/D Converter" (DS39705).

The 10-bit A/D Converter has the following key features:


- · Successive Approximation (SAR) conversion
- · Conversion speeds of up to 500 ksps
- 13 analog input pins
- External voltage reference input pins
- Internal band gap reference inputs
- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- · Four result alignment options
- Operation during CPU Sleep and Idle modes

On all PIC24FJ64GB004 family devices, the 10-bit A/D Converter has 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VREF-). These voltage reference inputs may be shared with other analog input pins.

A block diagram of the A/D Converter is shown in Figure 22-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
  - Configure port pins as analog inputs and/or select band gap reference inputs (AD1PCFGL<15:0> and AD1PCFGH<1:0>).
  - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
  - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
  - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
  - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
  - f) Select interrupt rate (AD1CON2<5:2>).
  - g) Turn on A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
  - a) Clear the AD1IF bit.
  - b) Select A/D interrupt priority.



### FIGURE 22-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
ADON ⁽¹⁾		ADSIDL	—		_	FORM1	FORM0
oit 15	•						bit
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0, HCS	R/C-0, HCS
SSRC2	SSRC1	SSRC0			ASAM	SAMP	DONE
oit 7							bit
Legend:		C = Clearable	bit	HCS = Hardw	are Clearable	/Settable bit	
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
		On a set in a March					
oit 15		Operating Mode verter module i verter is off					
oit 14	Unimplemer	nted: Read as '	o'				
oit 13	-	p in Idle Mode					
		nue module ope e module opera		levice enters Idl de	e mode		
oit 12-10	Unimplemer	nted: Read as '	o'				
oit 9-8	FORM<1:0>	: Data Output F	ormat bits				
	10 = Fractior 01 = Signed	fractional (sddo nal (dddd dddo integer (ssss (0000 00dd d	l dd00 0000 sssd dddd o	)			
oit 7-5	•	Conversion Tri		elect bits			
	111 = Interna 110 = CTMU 101 = Reser 100 = Timers 011 = Reser 010 = Timers 001 = Active	al counter ends I event ends sa ved 5 compare ends ved 3 compare ends transition on IN	sampling and mpling and sta sampling and sampling and TO pin ends s	starts conversion	on on arts conversior		
oit 4-3	Unimplemer	nted: Read as '	D'				
oit 2	1 = Sampling	Sample Auto-St g begins immeo g begins when t	liately after the		n completes; S	SAMP bit is auto	-set
oit 1	SAMP: A/D S	Sample Enable	bit				
		ple/hold amplifie ple/hold amplifie		input			

#### REGISTER 22-1: AD1CON1: A/D CONTROL REGISTER 1

**Note 1:** Values of ADC1BUFx registers will not retain their values once the ADON bit is cleared. Read out the conversion values from the buffer before disabling the module.

#### REGISTER 22-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	r-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	r	—	CSCNA	—	—
bit 15							bit 8

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7							bit 0

Legend:	r = Reserved bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13

VCFG<2:0>: Voltage Reference Configuration bits

VCFG<2:0>	VR+	VR-
000	AVDD	AVss
001	External VREF+ pin	AVss
010	AVDD	External VREF- pin
011	External VREF+ pin	External VREF- pin
lxx	AVdd	AVss

- bit 12 **Reserved:** Maintain as '0'
- bit 11 Unimplemented: Read as '0'

bit 10	CSCNA: Scan Input Selections for CH0+ S/H Input for MUX A Input Multiplexer Setting bit
	1 = Scan inputs
	0 = Do not scan inputs

- bit 9-8 Unimplemented: Read as '0'
- bit 7 **BUFS:** Buffer Fill Status bit (valid only when BUFM = 1)
  - 1 = A/D is currently filling buffer 08-0F; user should access data in 00-07
    - 0 = A/D is currently filling buffer 00-07; user should access data in 08-0F
- bit 6 Unimplemented: Read as '0'

	Unimplemented. Read as 0						
bit 5-2	SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits						
	<ul><li>1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence</li><li>1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence</li></ul>						
	<ul> <li>0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence</li> <li>0000 = Interrupts at the completion of conversion for each sample/convert sequence</li> </ul>						
bit 1	BUFM: Buffer Mode Select bit						
	1 = Buffer configured as two 8-word buffers (ADC1BUFn<15:8> and ADC1BUFn<7:0>)						

- 0 = Buffer configured as one 16-word buffer (ADC1BUFn<15:0>)
- bit 0 ALTS: Alternate Input Sample Mode Select bit
  - 1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples
  - 0 = Always uses MUX A input multiplexer settings

### REGISTER 22-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	r-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	r	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ADRC: A/D Conversion Clock Source bit
	1 = A/D internal RC clock
	0 = Clock derived from system clock
bit 14-13	Reserved: Maintain as '0'
bit 12-8	SAMC<4:0>: Auto-Sample Time bits
	11111 <b>= 31 T</b> AD
	••••
	00001 = 1 TAD
	00000 = 0 TAD (not recommended)
bit 7-0	ADCS<7:0>: A/D Conversion Clock Select bits
	11111111 to 01000000 = Reserved
	••••
	00111111 <b>= 64 • T</b> CY
	• • • • • •
	00000001 = 2 • TCY
	00000000 = TCY

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CH0NB		—	CH0SB4 ^(1,2)	CH0SB3 ^(1,2)	CH0SB2 ^(1,2)	CH0SB1 ^(1,2)	CH0SB0 ^(1,2)			
bit 15							bit 8			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CH0NA	·	—	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0			
bit 7							bit (			
Legend:										
R = Reada		W = Writable		•	nented bit, read					
-n = Value	at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	lown			
bit 15		innel 0 Negativ 0 negative inpl	e Input Select fo	or MUX B Multi	plexer Setting I	DIT				
		0 negative inpl								
bit 14-13		ted: Read as								
bit 12-8	-		ositive Input Sel	ect for MUX B	Multiplexer Set	ting bits ^(1,2)				
			input is reserve			5				
		mplemented; d			2					
		01111 = Channel 0 positive input is internal band gap reference (VBG)								
			e input is VBG/2							
			input is voltage	e regulator outp	ut (VDDCORE)					
			e input is AN12 e input is AN11							
			e input is AN10							
	01001 = Cha									
			e input is AN9							
	01000 <b>= Ch</b> a									
		annel 0 positive annel 0 positive	input is AN8							
	00111 <b>= Cha</b> 00110 <b>= Cha</b>	annel 0 positive annel 0 positive annel 0 positive	e input is AN8 e input is AN7 e input is AN6							
	00111 = Cha 00110 = Cha 00101 = Cha	annel 0 positive annel 0 positive annel 0 positive annel 0 positive	e input is AN8 e input is AN7 e input is AN6 e input is AN5							
	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha	annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive	e input is AN8 input is AN7 input is AN6 input is AN5 input is AN4							
	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha	annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive	e input is AN8 input is AN7 input is AN6 input is AN5 input is AN4 input is AN3							
	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha 00011 = Cha	annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive	e input is AN8 input is AN7 input is AN6 input is AN6 input is AN5 input is AN4 input is AN3 input is AN2							
	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha 00010 = Cha 00001 = Cha	annel 0 positive annel 0 positive	e input is AN8 input is AN7 input is AN6 input is AN6 input is AN5 input is AN4 input is AN3 input is AN2 input is AN2							
bit 7	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha 00010 = Cha 00001 = Cha 00001 = Cha	annel 0 positive annel 0 positive	e input is AN8 input is AN7 input is AN6 input is AN5 input is AN4 input is AN3 input is AN3 input is AN2 input is AN1 input is AN1 input is AN0	or MUX A Multi	plexer Setting I	bit				
bit 7	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha 00010 = Cha 00001 = Cha 00000 = Cha	annel 0 positive annel 0 positive	e input is AN8 input is AN7 input is AN6 input is AN5 input is AN4 input is AN3 input is AN3 input is AN2 input is AN1 input is AN0 re Input Select for	or MUX A Multi	plexer Setting I	bit				
bit 7	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha 00010 = Cha 00001 = Cha 00000 = Cha <b>CH0NA:</b> Cha 1 = Channel	annel 0 positive annel 0 positive	e input is AN8 input is AN7 input is AN6 input is AN5 input is AN4 input is AN3 input is AN3 input is AN1 input is AN0 re Input Select fout it is AN1	or MUX A Multi	plexer Setting I	bit				
bit 7 bit 6-5	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha 00010 = Cha 00001 = Cha 00000 = Cha <b>CHONA:</b> Cha 1 = Channel 0 = Channel	annel 0 positive annel 0 Negative 0 negative inpu	e input is AN8 input is AN7 input is AN6 input is AN5 input is AN5 input is AN4 input is AN3 input is AN2 input is AN1 input is AN0 re Input Select fout it is AN1 ut is VR-	or MUX A Multi	plexer Setting I	bit				
	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha 00010 = Cha 00001 = Cha 00000 = Cha <b>CH0NA:</b> Cha 1 = Channel 0 = Channel <b>Unimplemer</b>	annel 0 positive annel 0 Negative 0 negative inpu 0 negative inpu	e input is AN8 input is AN7 input is AN6 input is AN5 input is AN5 input is AN4 input is AN3 input is AN2 input is AN1 input is AN0 re Input Select fout it is AN1 ut is VR-							
bit 6-5	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha 00001 = Cha 00000 = Cha CH0NA: Cha 1 = Channel 0 = Channel Unimplemer CH0SA<4:0>	annel 0 positive annel 0 Negative onegative inpu 0 negative inpu 0 negative inpu <b>ted:</b> Read as •• Channel 0 P	e input is AN8 input is AN7 input is AN6 input is AN5 input is AN3 input is AN3 input is AN3 input is AN2 input is AN1 input is AN0 re Input Select fout is AN1 ut is VR-	ect for MUX A	Multiplexer Set	ting bits				
bit 6-5 bit 4-0	00111 = Cha 00110 = Cha 00101 = Cha 00101 = Cha 00011 = Cha 00001 = Cha 00001 = Cha 00000 = Cha <b>CH0NA:</b> Cha 1 = Channel 0 = Channel <b>Unimplemer</b> <b>CH0SA&lt;4:0</b> > Implemented	annel 0 positive annel 0 Negative 0 negative inpu 0 negative inpu	e input is AN8 input is AN7 input is AN7 input is AN5 input is AN5 input is AN3 input is AN3 input is AN3 input is AN1 input is AN0 re Input Select fout it is AN1 ut is VR- 10' ositive Input Sel are identical to the	ect for MUX A those for CH0S	Multiplexer Set B<4:0> (above	ting bits				
bit 6-5 bit 4-0 Note 1:	00111 = Cha 00110 = Cha 00101 = Cha 00100 = Cha 00011 = Cha 00010 = Cha 00001 = Cha 00000 = Cha 00000 = Cha <b>CH0NA:</b> Cha 1 = Channel 0 = Channel <b>Unimplemer</b> <b>CH0SA&lt;4:0&gt;</b> Implemented	annel 0 positive annel 0 Negative 0 negative inpu 0 negative inpu 1 ted: Read as •: Channel 0 P combinations t shown here a	e input is AN8 input is AN7 input is AN7 input is AN5 input is AN5 input is AN3 input is AN3 input is AN3 input is AN1 input is AN1 input is AN0 re Input Select fout it is AN1 ut is VR- to? ositive Input Sel are identical to the are unimplement	ect for MUX A those for CH0S ted; do not use	Multiplexer Set B<4:0> (above	ting bits e).				
bit 6-5 bit 4-0	00111 = Cha 00110 = Cha 00101 = Cha 00101 = Cha 00011 = Cha 00001 = Cha 00001 = Cha 00000 = Cha <b>CH0NA:</b> Cha 1 = Channel 0 = Channel <b>Unimplemer</b> <b>CH0SA&lt;4:0</b> > Implemented	annel 0 positive annel 0 Negative onegative inpu o negative inpu ted: Read as •: Channel 0 P combinations t shown here a , AN6, AN7, Al	e input is AN8 input is AN7 input is AN7 input is AN5 input is AN5 input is AN4 input is AN3 input is AN3 input is AN2 input is AN1 input is AN0 re Input Select fout is AN1 ut is VR- '0' ositive Input Sel are identical to four are unimplement N8 and AN12, and	ect for MUX A those for CH0S ted; do not use re unavailable o	Multiplexer Set B<4:0> (above on 28-pin devic	ting bits e). es; do not use.				

R/W-0	R/W-0	R/W-0	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0	R/W-0 ⁽¹⁾
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0
Legend:							
R = Readabl		W = Writable		U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15 bit 14	1 = Internal b 0 = Internal b <b>PCFG14:</b> A/D 1 = Internal b	) Input Band Ga band gap (VBG) band gap refere ) Input Half Bar half band gap ( half band gap re	reference cha ence channel e nd Gap Refere /BG/2) referen	innel disabled inabled nce Enable bit ce channel disa	abled		
bit 13 bit 12-0	PCFG13: A/D 1 = Internal x 0 = Internal x PCFG<12:0>	) Input Voltage voltage regulato voltage regulato : Analog Input prresponding an	Regulator Out or output (VDDo or output refere Pin Configurat nalog channel	put Reference E CORE) reference ence channel er ion Control bits ^l is configured in	e channel disab nabled (1) Digital mode; I	/O port read e	nabled

### REGISTER 22-5: AD1PCFG: A/D PORT CONFIGURATION REGISTER

**Note 1:** Analog channels, AN6, AN7, AN8 and AN12, are unavailable on 28-pin devices; leave these corresponding bits set.

R/W-0	R/W-0	R/W-0	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0	R/W-0	
CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8 ⁽¹⁾	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as		d as '0'	s '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15		Input Band Ga						
		and gap (VBG) nannel disablec		ed for input sca an	in			
bit 14	CSSL14: A/D	Input Half Bar	nd Gap Scan E	nable bit				
	1 = Internal h	alf band gap (\	/BG/2) channel	enabled for inp	out scan			
	0 = Analog ch	nannel disabled	I from input sca	an				
bit 13	CSSL13: A/D	Input Voltage	Regulator Out	put Scan Enable	e bit			
		• •	• •	ORE) enabled for	or input scan			
	-	nannel disablec	-					
bit 12-0		: A/D Input Pin						
		• •		d for input scan	I			
	0 = Analog ch	nannel omitted	trom input sca	n				

### REGISTER 22-6: AD1CSSL: A/D INPUT SCAN SELECT REGISTER

Note 1: Analog channels, AN6, AN7, AN8 and AN12, are unavailable on 28-pin devices; leave these corresponding bits cleared.


### EQUATION 22-1: A/D CONVERSION CLOCK PERIOD⁽¹⁾


$$ADCS = \frac{TAD}{TCY} - 1$$

$$TAD = TCY \bullet (ADCS + 1)$$

**Note 1:** Based on TCY = 2 * TOSC, Doze mode and PLL are disabled.

### FIGURE 22-2: 10-BIT A/D CONVERTER ANALOG INPUT MODEL






# 23.0 TRIPLE COMPARATOR MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated "PIC24F Family Reference Manual", Section 19. "Comparator Module" (DS39710).


The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of four external analog inputs, as well as voltage reference inputs from the voltage reference generator and band gap reference. The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module in shown in Figure 23-1. Diagrams of the possible individual comparator configurations are shown in Figure 23-2.

Each comparator has its own control register, CMxCON (Register 23-1), for enabling and configuring its operation. The output and event status of all three comparators are provided in the CMSTAT register (Register 23-2).



# FIGURE 23-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM



# REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)

	•			•			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R-0
CEN	COE	CPOL	_	_		CEVT	COUT
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	EVPOL0	—	CREF			CCH1	CCH0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
L							
bit 15	CEN: Compa	rator Enable bit					
		ator is enabled					
	0 = Compara	ator is disabled					
bit 14	COE: Compa	arator Output En	able bit				
		ator output is pre		xOUT pin.			
	-	ator output is inte	-				
bit 13	•	parator Output P	•	bit			
		ator output is inve ator output is not					
bit 12-10	•	ited: Read as '0					
bit 9	-	arator Event bit					
bit 9		ator event define	d by EVPOL	<1.0> has occu	rred: subseque	ent triggers and	interrunts are
		until the bit is cl					
	0 = Compara	ator event has no	ot occurred				
bit 8	COUT: Comp	parator Output bi	t				
	When CPOL						
	1 = VIN+ > V						
	0 = VIN + < V						
	<u>When CPOL</u> 1 = VIN+ < V						
	0 = VIN + > V						
bit 7-6	EVPOL<1:0>	. Trigger/Event/	Interrupt Pola	ritv Select bits			
		/event/interrupt	•	•	the comparato	r output (while	CEVT = 0)
		/event/interrupt					,
		<u>L = 0 (non-inver</u>					
	-	o-low transition o	-				
		L = 1 (inverted p					
		-high transition of /event/interrupt		transition of co	mparator outp	ut.	
		L = 0 (non-inver	-				
		-high transition of					
		L = 1 (inverted p	-				
	High-to	o-low transition o	nly.				
		r/event/interrupt	-	disabled			
bit 5	Unimplemen	ted: Read as '0	,				

### REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 4 **CREF:** Comparator Reference Select bits (non-inverting input)
  - 1 = Non-inverting input connects to internal CVREF+ input reference voltage
  - 0 = Non-inverting input connects to CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
  - 11 = Inverting input of comparator connects to CVREF- input reference voltage
  - 10 = Inverting input of comparator connects to CxIND pin
  - 01 = Inverting input of comparator connects to CxINC pin
  - 00 = Inverting input of comparator connects to CxINB pin

### REGISTER 23-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
CMIDL	—	—	—	—	C3EVT	C2EVT	C1EVT
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
—	—	—	—	—	C3OUT	C2OUT	C1OUT
bit 7							bit 0
Legend:							
	1.11	147 147 147					

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CMIDL: Comparator Stop in Idle Mode bit
	<ul> <li>1 = Discontinue operation of all comparators when device enters Idle mode</li> <li>0 = Continue operation of all enabled comparators in Idle mode</li> </ul>
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

## 24.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 20. "Comparator Voltage Reference Module" (DS39709).


### 24.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 24-1). The comparator voltage reference provides two ranges of output

voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.



### FIGURE 24-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

© 2009 Microchip Technology Inc.

REGISTER 24-1:	CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER
----------------	-------------------------------------------------------

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
_	_		—	—	CVREFP	CVREFM1	CVREFM0				
bit 15	·	·			·		bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0				
bit 7							bit C				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	-	x = Bit is unkr	nown				
bit 15-11	Unimplemen	ted: Read as '	)'								
bit 10	CVREFP: CV	REF+ Reference	e Output Selec	t bit							
	<b>CVREFP:</b> CVREF+ Reference Output Select bit 1 = Use VREF+ input pin as CVREF+ reference output to comparators										
	0 = Use com comparat	•	e reference m	odule's genera	ated output as	CVREF+ refere	ence output to				
bit 9-8	CVREFM<1:0>: CVREF- Reference Output Select bits										
	10 = Use VB 01 = Use VB	EF+ input pin a G/6 as CVREF- G as CVREF- re G/2 as CVREF-	reference outpu	out to comparation	tors rs						
bit 7	CVREN: Com	CVREN: Comparator Voltage Reference Enable bit									
		rcuit powered or rcuit powereed or rcuit powereee or rcuit poweree or rcuit poweree or rcuit p									
bit 6	CVROE: Com	CVROE: Comparator VREF Output Enable bit									
	1 = CVREF voltage level is output on CVREF pin										
	0 = CVREF voltage level is disconnected from CVREF pin										
bit 5	CVRR: Comparator VREF Range Selection bit										
	<ul> <li>1 = CVRSRC range should be 0 to 0.625 CVRSRC with CVRSRC/24 step size</li> <li>0 = CVRSRC range should be 0.25 to 0.719 CVRSRC with CVRSRC/32 step size</li> </ul>										
bit 4	CVRSS: Comparator VREF Source Selection bit										
		tor reference s tor reference s									
bit 3-0	<b>CVR&lt;3:0&gt;:</b> C	omparator VRE	F Value Select	ion ( $0 \le CVR < $	3:0> ≤ 15) bits						
	When CVRR										
		R<3:0>/24) • (0	VRSRC)								
	When CVRR		N/D-2.05/201								
	CVREF = 1/4	• (CVRSRC) + ((	vR<3:0>/32)	• (CVRSRC)							

## 25.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated "PIC24F Family Reference Manual", Section 11. "Charge Time Measurement Unit (CTMU)" (DS39724).

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- Four edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- Control of response to edges
- · Time measurement resolution of 1 nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based sensors.

The CTMU is controlled through two registers: CTMUCON and CTMUICON. CTMUCON enables the module and controls edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

### 25.1 Measuring Capacitance


The CTMU module measures capacitance by generating an output pulse, with a width equal to the time between edge events, on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and two external pins (CTEDG1 and CTEDG2). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

$$\mathbf{i} = \mathbf{C} \bullet \frac{\mathbf{d}\mathbf{V}}{\mathbf{d}\mathbf{T}}$$

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A Precision Resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 25-1 shows the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

# FIGURE 25-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



### 25.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 25-2 shows the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible. For the smallest time measurements, select the internal A/D Channel 31, CH0S<4:0> = 11111. This minimizes any stray capacitance that may otherwise be associated with using an input pin, thus keeping the total capacitance to that of the A/D Converter itself (4-5 pF). A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "PIC24F Family Reference Manual".


## 25.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.


When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 25-3 shows the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTEDG1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

# FIGURE 25-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



# FIGURE 25-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CTMUEN	_	CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN	CTTRIG			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT			
bit 7							bit C			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	CTMUEN: CT	MU Enable bit								
	1 = Module is									
	0 = Module is									
bit 14	Unimplemen	ted: Read as 'o	)'							
bit 13	CTMUSIDL: S	Stop in Idle Mod	de bit							
		lue module ope			e mode					
1.1.40		module operat		le						
bit 12	<b>TGEN:</b> Time Generation Enable bit ⁽¹⁾ 1 = Enables edge delay generation									
	<ul> <li>Linables edge delay generation</li> <li>0 = Disables edge delay generation</li> </ul>									
bit 11	EDGEN: Edge Enable bit									
	1 = Edges ar									
	0 = Edges ar									
bit 10	<b>EDGSEQEN:</b> Edge Sequence Enable bit 1 = Edge 1 event must occur before Edge 2 event can occur									
		vent must occu sequence is ne		2 event can oc	cur					
bit 9	IDISSEN: Analog Current Source Control bit									
	1 = Analog current source output is grounded									
	-	urrent source o	utput is not gro	bunded						
bit 8	-	ger Control bit								
	00	utput is enabled utput is disable								
bit 7		dge 2 Polarity								
		rogrammed for		e response						
	• ·	rogrammed for		•						
bit 6-5	EDG2SEL<1:	: <b>0&gt;:</b> Edge 2 So	urce Select bit	s						
	11 = CTED1									
	10 = CTED2   01 = OC1 mo									
	00 = Timer1 r									
bit 4	EDG1POL: E	dge 1 Polarity	Select bit							
	<b>EDG1POL:</b> Edge 1 Polarity Select bit 1 = Edge 1 programmed for a positive edge response									
	⊥ = Edge i p	rogrammed for	a positive edg	e response						

### REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER

**Note 1:** If TGEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. For more information, see **Section 10.4 "Peripheral Pin Select (PPS)**".

### REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

- bit 3-2
   EDG1SEL<1:0>: Edge 1 Source Select bits

   11 = CTED1 pin
   10 = CTED2 pin

   01 = OC1 module
   00 = Timer1 module

   bit 1
   EDG2STAT: Edge 2 Status bit

   1 = Edge 2 event has occurred
   0 = Edge 2 event has not occurred

   bit 0
   EDG1STAT: Edge 1 Status bit

   1 = Edge 1 event has occurred
   0 = Edge 1 event has not occurred
- Note 1: If TGEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".

REGISTER 25-2: CTMUICON: CTMU CURRENT CONTROL REGISTE
-------------------------------------------------------

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	<u> </u>		—	<u> </u>	<u> </u>	<u> </u>	—			
bit 7							bit C			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un			iown			
	011110  000001 = Min 000000 = No	nimum positive minal current c	change from r	nominal current nominal current by IRNG<1:0> nominal curren						
bit 9-8	IRNG<1:0>: ( 11 = 100 × Ba 10 = 10 × Bas 01 = Base cu	Current Source ase Current	Range Select 5 μA nominal)	n nominal currer bits	nt					
bit 7-0	Unimplemented: Read as '0'									

# 26.0 SPECIAL FEATURES

- Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "PIC24F Family Reference Manual":
   Section 9. "Watchdog Timer (WDT)" (DS39697)
  - Section 32. "High-Level Device Integration" (DS39719)
  - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ64GB004 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming
- In-Circuit Emulation

## 26.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location F80000h. A detailed explanation of the various bit functions is provided in Register 26-1 through Register 26-6.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh) which can only be accessed using table reads and table writes.

#### 26.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ64GB004 FAMILY DEVICES

In PIC24FJ64GB004 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the three words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 26-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

**Note:** Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

**Note:** Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

# TABLE 26-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ64GB004 FAMILY DEVICES DEVICES

Device		Configuration V	Vord Addresses	
Device	1	2	3	4
PIC24FJ32GB00X	57FEh	57FCh	57FAh	57F8h
PIC24FJ64GB00X	ABFEh	ABFCh	ABFAh	ABF8h

### REGISTER 26-1: CW1: FLASH CONFIGURATION WORD 1

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1			
_	—	—	—	—		_	—			
bit 23										

r-x	R/PO-1	R/PO-1	R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1
r	JTAGEN ⁽¹⁾	GCP	GWRP	DEBUG	_	ICS1	ICS0
bit 15							bit 8

R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN	WINDIS	—	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit			
R = Readable bit	PO = Program Once bit	U = Unimplemented bit, read as '0'		
-n = Value when device is u	nprogrammed	'1' = Bit is set	'0' = Bit is cleared	

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit ⁽¹⁾
	<ul><li>1 = JTAG port is enabled</li><li>0 = JTAG port is disabled</li></ul>
bit 13	<b>GCP:</b> General Segment Program Memory Code Protection bit 1 = Code protection is disabled 0 = Code protection is enabled for the entire program memory space
bit 12	GWRP: General Segment Code Flash Write Protection bit
	<ul><li>1 = Writes to program memory are allowed</li><li>0 = Writes to program memory are disabled</li></ul>
bit 11	DEBUG: Background Debugger Enable bit
	<ul><li>1 = Device resets into Operational mode</li><li>0 = Device resets into Debug mode</li></ul>
bit 10	Unimplemented: Read as '1'
bit 9-8	ICS<1:0>: Emulator Pin Placement Select bits
	<ul> <li>11 = Emulator functions are shared with PGEC1/PGED1</li> <li>10 = Emulator functions are shared with PGEC2/PGED2</li> <li>01 = Emulator functions are shared with PGEC3/PGED3</li> <li>00 = Reserved; do not use</li> </ul>
bit 7	FWDTEN: Watchdog Timer Enable bit
	<ul><li>1 = Watchdog Timer is enabled</li><li>0 = Watchdog Timer is disabled</li></ul>
bit 6	WINDIS: Windowed Watchdog Timer Disable bit
	<ul> <li>1 = Standard Watchdog Timer enabled</li> <li>0 = Windowed Watchdog Timer enabled; FWDTEN must be '1'</li> </ul>
bit 5	Unimplemented: Read as '1'
bit 4	<b>FWPSA:</b> WDT Prescaler Ratio Select bit 1 = Prescaler ratio of 1:128 0 = Prescaler ratio of 1:32
Nata 1. Th	a ITACEN bit can anly be madified using in Circuit Social Drogramming TM (IC

Note 1: The JTAGEN bit can only be modified using In-Circuit Serial Programming[™] (ICSP[™]). It cannot be modified while programming the device through the JTAG interface.

### REGISTER 26-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

bit 3-0 WDTPS<3:0>: Watchdog Timer Postscaler Select bits

1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 **= 1:128** 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 **= 1:8** 0010 = 1:4 0001 = 1:2 0000 = 1:1

**Note 1:** The JTAGEN bit can only be modified using In-Circuit Serial Programming[™] (ICSP[™]). It cannot be modified while programming the device through the JTAG interface.

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	
_		_	_		_		<u> </u>	
bit 23							bit 16	
·							,	
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	
IESO	PLLDIV2	PLLDIV1	PLLDIV0	PLL96MHZ	FNOSC2	FNOSC1	FNOSC0	
bit 15							bit 8	
R/PO-1	R/PO-1	R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1	
FCKSM1	FCKSM0	OSCIOFCN	IOL1WAY	—	I2C1SEL	POSCMD1	POSCMD0	
bit 7	·			•			bit 0	
Legend:	e hit		Ones hit		antad bit was			
R = Readabl	e bit hen device is ur	PO = Program	Once bit	<ul><li>0 = Unimpler</li><li>'1' = Bit is set</li></ul>	nented bit, read	'0' = Bit is clea	arod	
		ipiogrammeu					aleu	
bit 23-16	Unimplemen	ted: Read as '1	,					
bit 15	IESO: Interna	I External Swite	hover bit					
		de (Two-Speed						
		de (Two-Speed	• /					
bit 14-12		: USB 96 MHz tor input divided						
		tor input divided						
	101 = Oscillat	tor input divided	l by 6 (24 MH	z input)				
		tor input divided						
		tor input divided tor input divided						
		tor input divided						
		tor input used d						
bit 11		JSB 96 MHz PI	•					
		LL is enabled a		on start-up vare (controlled	with the DLLE		(~5~)	
bit 10-8		: Initial Oscillat	-	ware (controlled			V<52)	
		C Oscillator with		FRCDIV)				
	110 = Reserv	red						
		ower RC Oscilla						
		dary Oscillator ( v Oscillator with		(XTPLL, HSPLL	FCPLL)			
		y Oscillator (XT		(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	., _0)			
				nd PLL module	(FRCPLL)			
h# 7 C		C Oscillator (FF	-		on Configuratio	n hite		
bit 7-6			-	afe Clock Monitor	-	on dits		
	<ul> <li>1x = Clock switching and Fail-Safe Clock Monitor are disabled</li> <li>01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled</li> </ul>							
		0		e Clock Monitor				
bit 5		OSCO Pin Con	•					
		1:0> = 11  or  00		(5000/2)				
		KO/RA3 functio		· /				
		1:0> = <u>10 or 01</u>	-					
		as no effect on		/RA3.				

### REGISTER 26-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

- bit 4 IOL1WAY: IOLOCK One-Way Set Enable bit
  - 1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select registers cannot be written to a second time.
  - 0 = The IOLOCK bit can be set and cleared as needed, provided the unlock sequence has been completed
- bit 3 Unimplemented: Read as '1'
- bit 2 I2C1SEL: I2C1 Pin Select bit
  - 1 = Use default SCL1/SDA1 pins
  - 0 = Use alternate SCL1/SDA1 pins
- bit 1-0 **POSCMD<1:0>:** Primary Oscillator Configuration bits
  - 11 = Primary Oscillator disabled
  - 10 = HS Oscillator mode selected
  - 01 = XT Oscillator mode selected
  - 00 = EC Oscillator mode selected

REGISTER 20-3. GWS. TEASH CONFIGURATION WORD 5	REGISTER 26-3:	CW3: FLASH CONFIGURATION WORD 3
------------------------------------------------	----------------	---------------------------------

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	
						_		
bit 23							bit 16	
R/PO-1	R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	
WPEND	WPCFG	WPDIS		WUTSEL1	WUTSEL0	SOSCSEL1 ⁽¹⁾	SOSCSEL0 ⁽¹⁾ bit 8	
bit 15	t 15							
U-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	
_	_	WPFP5	WPFP4	WPFP3	WPFP2	WPFP1	WPFP0	
bit 7							bit 0	
Legend:			<b>a</b>					
R = Readab		PO = Program	n Once bit	-	nented bit, read		_	
-n = Value w	when device is un	programmed		'1' = Bit is set		'0' = Bit is clea	ared	
bit 23-16	Unimplemen	ted: Read as '	1'					
bit 15	-	ment Write Pro		age Select bit				
	-			ary is at the bo	ottom of progra	m memory (00	0000h): upper	
		is the code pa					····,, •pp···	
				ary is at the las	t page of progr	ram memory; lo	wer boundary	
		de page specifi						
bit 14		•	•	Protection Selection				
				ory) and Flash ( rds are code-pr		/ords are not pi	otected	
bit 13		ment Write Prof	-	-	olecied			
bit 10	-	ed code protec		bit				
	•	•		; protected se	gment defined	by WPEND,	WPCFG and	
		Configuration b		•	-	•		
bit 12	Unimplemen	Unimplemented: Read as '1'						
bit 11-10		WUTSEL<1:0>: Voltage Regulator Standby Mode Wake-up Time Select bits						
		regulator start						
		gulator start-up ed; do not use	time used					
bit 9-8			Oscillator Pov	wer Mode Sele	ct bits ⁽¹⁾			
		-		ngth) oscillator				
		<ul> <li>01 = SOSC pins in Low-Power (low drive strength) Oscillator mode</li> <li>00 = SOSC pins have digital I/O functions (RA4, RB4); SCLKI can be used</li> </ul>						
	10 = Reserv							
bit 7-6	•	ted: Read as '						
bit 5-0			-	undary Page bi				
		bottom of prog		the boundary	of the protected	a code segmen	t, starting with	
	$\frac{1}{16} \frac{1}{100} \frac{1}{$		fram memory.					
			code page is th	e upper bound	ary of the segn	nent.		
	<u>If WPEND = (</u>							
	First address	of designated	code page is th	ne lower bounda	ary of the segm	nent.		
				are only availa	hla whan config	urad in Digital U		

Note 1: Digital functions on the SOSCI and SOSCO pins are only available when configured in Digital I/O mode ('00').

### REGISTER 26-4: CW4: FLASH CONFIGURATION WORD 4

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16
U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—		—	—			_	—
bit 15							bit 8
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
DSWDTEN	DSBOREN	RTCOSC	DSWDTOSC	DSWDTPS3	DSWDTPS2	DSWDTPS1	DSWDTPS0
bit 7	bit 7 bit 0						bit 0
Legend:							
R = Readable bit PO = Program Once bit			n Once bit	U = Unimplemented bit, read as '0'			
-n = Value wh	en device is un	programmed		'1' = Bit is set '0' = Bit is cleared			ared

bit 23-8	Unimplemented: Read as '1'
bit 7	DSWDTEN: Deep Sleep Watchdog Timer Enable bit
	1 = DSWDT enabled
	0 = DSWDT disabled
bit 6	DSBOREN: Deep Sleep BOR Enable bit
	1 = BOR enabled in Deep Sleep
	0 = BOR disabled in Deep Sleep (does not affect Sleep mode)
bit 5	RTCOSC: RTCC Reference Clock Select bit
	1 = RTCC uses SOSC as reference clock
	0 = RTCC uses LPRC as reference clock
bit 4	DSWDTOSC: DSWDT Reference Clock Select bit
	1 = DSWDT uses LPRC as reference clock
	0 = DSWDT uses SOSC as reference clock
bit 3-0	DSWDTPS<3:0>: DSWDT Postscale select bits
	The DSWDT prescaler is 32; this creates an approximate base time unit of 1 ms.
	1111 = 1:2,147,483,648 (25.7 days)
	1110 = 1:536,870,912 (6.4 days)
	1101 = 1:134,217,728 (38.5 hours)
	1100 = 1:33,554,432 (9.6 hours)
	1011 = 1:8,388,608 (2.4 hours)
	1010 = 1:2,097,152 (36 minutes)
	1001 = 1:524,288 (9 minutes)
	1000 = 1:131,072 (135 seconds) 0111 = 1:32,768 (34 seconds)
	0111 = 1.32,700 (34 seconds) 0110 = 1:8,192 (8.5 seconds)
	0101 = 12,048 (2.1 seconds)
	0100 = 1:512 (528  ms)
	0011 = 1:128 (132  ms)
	0010 = 1:32 (33 ms)
	0001 = 1:8 (8.3 ms)
	0000 = 1:2 (2.1 ms)

© 2009 Microchip Technology Inc.

## REGISTER 26-5: DEVID: DEVICE ID REGISTER

U	U	U	U	U	U	U	U
—	—	—	_	—		—	—
bit 23							bit 16
R	R	R	R	R	R	R	R
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0
bit 15				•			bit 8
R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0
Legend: R =	= Read-Only bi	t		U = Unimplem	nented bit		

bit 23-16 Unimplemented: Read as '1'

- bit 15-8 **FAMID<7:0>:** Device Family Identifier bits 01000010 = PIC24FJ64GB004 family
- bit 7-0 **DEV<7:0>:** Individual Device Identifier bits 00000011 = PIC24FJ32GB002 0000111 = PIC24FJ64GB002 00001011 = PIC24FJ32GB004 00001111 = PIC24FJ64GB004

### REGISTER 26-6: DEVREV: DEVICE REVISION REGISTER

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16
r							
U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8
r							
U	U	U	U	R	R	R	R
	_	—	_	REV3	REV2	REV1	REV0
bit 7							bit 0
							]
Legend: R	= Read-only bit			U = Unimpler	mented bit		

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV<3:0>:** Minor Revision Identifier bits

Encodes revision number of the device (sequential number only; no major/minor fields).

## 26.2 On-Chip Voltage Regulator

All PIC24FJ64GB004 family devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ64GB004 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the DISVREG pin. Tying VSs to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR capacitor (such as ceramic) must be connected to the VDDCORE/VCAP pin (Figure 26-1). This helps to maintain the stability of the regulator. The recommended value for the Filter Capacitor (CEFC) is provided in **Section 29.1 "DC Characteristics"**.

If DISVREG is tied to VDD, the regulator is disabled. In this case, separate power for the core logic, at a nominal 2.5V, must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 26-1 for possible configurations.

#### 26.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION


When it is enabled, the on-chip regulator provides a constant voltage of 2.5V nominal to the digital core logic.

The regulator can provide this level from a VDD of about 2.5V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 2.5V. In order to prevent "brown-out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD with a typical voltage drop of 100 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip regulator includes a simple, Low-Voltage Detect circuit. When VDD drops below full-speed operating voltage, the circuit sets the Low-Voltage Detect Interrupt Flag, LVDIF (IFS4<8>). This can be used to generate an interrupt and put the application into a Low-Power Operational mode or trigger an orderly shutdown.

Low-Voltage Detection is only available when the regulator is enabled.

# FIGURE 26-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



## 26.2.2 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes approximately 10  $\mu$ s for it to generate output. During this time, designated as TPM, code execution is disabled. TPM is applied every time the device resumes operation after any power-down, including Sleep mode. TPM is determined by the setting of the PMSLP bit (RCON<8>) and the WUTSEL Configuration bits (CW3<11:10>).

Note:			information			
	Sect	ion 29.	0 "Electrical (	Chara	acterist	ics".

If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64 ms nominal delay at device start-up (POR or BOR only). When waking up from Sleep with the regulator disabled, TPM is used to determine the wake-up time. To decrease the device wake-up time when operating with the regulator disabled, the PMSLP bit can be set.

### 26.2.3 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC24FJ64GB004 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain the tracking level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage specifications are provided in **Section 7.** "**Reset**" (DS39712) in the *"PIC24F Family Reference Manual"*.

### 26.2.4 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

Note: For more information, see Section 29.0 "Electrical Characteristics".

#### 26.2.5 VOLTAGE REGULATOR STANDBY MODE

When enabled, the on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator automatically places itself into Standby mode whenever the device goes into Sleep mode by removing power from the Flash program memory. This feature is controlled by the PMSLP bit (RCON<8>). By default, this bit is cleared, which enables Standby mode.

For PIC24FJ64GB004 family devices, the time required for regulator wake-up from Standby mode is controlled by the WUTSEL<1:0> Configuration bits (CW3<11:10>). The default wake-up time for all devices is 190  $\mu$ s, which is a Legacy mode provided to match older PIC24F device wake-up times.

Implementing the WUTSEL Configuration bits provides a fast wake-up option. When WUTSEL<1:0> = 01, the regulator wake-up time is TPM, 10  $\mu$ s.

When the regulator's Standby mode is turned off (PMSLP = 1), Flash program memory stays powered in Sleep mode. That enables device wake-up without waiting for TPM. With PMSLP set, however, the power consumption, while in Sleep mode, will be approximately 40  $\mu$ A higher than what it would be if the regulator was allowed to enter Standby mode.

## 26.3 Watchdog Timer (WDT)

For PIC24FJ64GB004 family devices, the WDT is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS<3:0> Configuration bits (CW1<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

### 26.3.1 WINDOWED OPERATION


The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction is executed before that window causes a WDT Reset; this is similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to '0'.

### 26.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The WDT software option allows the user to enable the WDT for critical code segments, and disable the WDT during non-critical segments, for maximum power savings.



## 26.4 Deep Sleep Watchdog Timer (DSWDT)

PIC24FJ64GB004 family devices have both a WDT module and a DSWDT module. The latter runs, if enabled, when a device is in Deep Sleep and is driven by either the SOSC or LPRC Oscillator. The clock source is selected by the DSWDTOSC (CW4<4>) Configuration bit.

The DSWDT can be configured to generate a time-out at 2.1 ms to 25.7 days by selecting the respective postscaler.The postscaler can be selected by the Configuration bits, DSWDTPS<3:0> (CW4<3:0>). When the DSWDT is enabled, the clock source is also enabled. DSWDT is one of the sources that can wake the device from Deep Sleep mode.

## 26.5 Program Verification and Code Protection

PIC24FJ64GB004 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

### 26.5.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ64GB004 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

### 26.5.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of erase and write-protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in the PIC24FJ64GB004 family devices can be located by the user anywhere in the program space and configured in a wide range of sizes.

Code segment protection provides an added level of protection to a designated area of program memory, by disabling the NVM safety interlock, whenever a write or erase address falls within a specified range. It does not override General Segment protection controlled by the GCP or GWRP bits. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code segment protection is enabled by programming the WPDIS bit (= 0). The WPFP bits specify the size of the segment to be protected by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.

The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (= 1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations. A separate bit, WPCFG, is used to independently protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page, regardless of the other bit settings. This may be useful in circumstances where write protection is needed for both a code segment in the bottom of memory, as well as the Flash Configuration Words.

The various options for segment code protection are shown in Table 26-2.

### 26.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes, or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code cement protection setting.

Segmen	Segment Configuration Bits		Write/Erasa Brotastian of Code Segment			
WPDIS	WPEND	WPCFG	Write/Erase Protection of Code Segment			
1	x	1	No additional protection enabled; all program memory protection is configured by GCP and GWRP			
1	х	0	Last code page protected, including Flash Configuration Words			
0	1	0	Addresses from the first address of code page, defined by WPFP<5:0> through the end of implemented program memory (inclusive), are protected, including Flash Configuration Words			
0	0	0	Address, 000000h, through the last address of code page, defined by WPFP<5:0> (inclusive) is protected			
0	1	1	Addresses from first address of code page, defined by WPFP<5:0> through the end of implemented program memory (inclusive), are protected, including Flash Configuration Words			
0	0	1	Addresses from first address of code page, defined by WPFP<5:0> through the end of implemented program memory (inclusive), are protected			

## TABLE 26-2: SEGMENT CODE PROTECTION CONFIGURATION OPTIONS

### 26.6 JTAG Interface

PIC24FJ64GB004 family devices implement a JTAG interface, which supports boundary scan device testing.

### 26.7 In-Circuit Serial Programming

PIC24FJ64GB004 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

### 26.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{MCLR}$ , VDD, VSS and the PGECx/PGEDx pin pair designated by the ICS Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins. NOTES:

## 27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM[™] Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK™ Object Linker/
  - MPLIB™ Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

### 27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

### 27.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC microprocessors.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 27.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 27.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 27.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

### 27.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC microprocessors and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 27.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

## 27.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

## 27.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC microprocessors and can be used to develop for these and other PIC and dsPIC devices. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost-effective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

## 27.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

## 27.11 PICSTART[®] Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

### 27.12 PICkit[™] 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

### 27.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 28.0 INSTRUCTION SET SUMMARY

Note:	This chapter is a brief summary of the
	PIC24F instruction set architecture, and is
	not intended to be a comprehensive
	reference source.

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 28-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 28-2 lists all of the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

### TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal $\in \{015\}$
lit5	5-bit unsigned literal $\in \{031\}$
lit8	8-bit unsigned literal $\in \{0255\}$
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016383}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal $\in$ {08388607}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers $\in$ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb, Wns, Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE,Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT,Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE, Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LT, Expr	Branch if Less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Unsigned Less than	1	1 (2)	None
	BRA	N,Expr	Branch if Negative	1	1 (2)	None
	BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
	BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
	BRA		Branch if Not Overflow	1	1 (2)	None
	BRA	NOV, Expr NZ, Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OV, Expr	Branch if Overflow	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
0001	BSET		Bit Set Ws	1	1	None
BSW	BSEI BSW.C	Ws,#bit4 Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
WCO			Write Z bit to Ws <wb></wb>	1	1	None
DTC	BSW.Z	Ws,Wb			1	
BTG	BTG	f,#bit4	Bit Toggle f	1		None
BTSC	BTG BTSC	Ws,#bit4 f,#bit4	Bit Toggle Ws Bit Test f, Skip if Clear	1	1 1 (2 ar 2)	None None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	(2 or 3) 1	None

### TABLE 28-2: INSTRUCTION SET OVERVIEW

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	COM	f	f = f	1	1	N, Z
	СОМ	f,WREG	WREG = $\overline{f}$	1	1	N, Z
	СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N, Z
CP	CP	f	Compare f with WREG	1	1	C, DC, N, OV, Z
CF	CP	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, Z
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
CP0	CP0	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z
CPU	CP0	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
CPB	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow	1	1	C, DC, N, OV, Z C, DC, N, OV, Z
CPSEQ	CPSEQ	Wb,Wn	(Wb – Ws – C) Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	(2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
DAW	DAW.B	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f - 1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = f – 1	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = f – 2	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	с
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	c

### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
2011	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wite Concerning and the second	1	1	C, N, OV, Z
	LSR	Wb, Wns, Wnd	Wid = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	What = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
MOV	MOV	[Wns+Slit10],Wnd	Move [Wns + Slit10] to Wnd	1	1	None
		f	Move f to f	1	1	N, Z
	MOV		Move f to WREG	1	1	N, Z
	MOV	f,WREG				
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns + Slit10]	1	1	News
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = $f * WREG$	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
	NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C, DC, N, OV, Z
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
			Push Shadow Registers	1	1	None

#### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

<b>TABLE 28-2:</b>	INSTRUCTION SET OVERVIEW (	CONTINUED)	

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
iuuve	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	WS, Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
SEIM			WREG = FFFFh	1	1	None
	SETM	WREG				
	SETM	Ws	Ws = FFFFh	1	1	
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, 2
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, 2
	SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C, DC, N, OV, 2
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, 2
	SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C, DC, N, OV, 2
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C, DC, N, OV, 2
SUBR	SUBR	f	f = WREG - f	1	1	C, DC, N, OV, 2
	SUBR	f,WREG	WREG = WREG – f	1	1	C, DC, N, OV, 2
	SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C, DC, N, OV, Z
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C, DC, N, OV, Z
GUDDD			$f = WREG - f - (\overline{C})$			
SUBBR	SUBBR	f		1	1	C, DC, N, OV, Z
	SUBBR	f,WREG	WREG = WREG – f – $(\overline{C})$	1	1	C, DC, N, OV, 2
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C, DC, N, OV, 2
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

## 29.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ64GB004 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ64GB004 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.


## Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +100°C
Storage temperature	
Voltage on VDD with respect to VSS	0.3V to +4.0V
Voltage on any combined analog and digital pin, and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to +6.0V
Voltage on VDDCORE with respect to Vss	0.3V to +3.0V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin (Note 1)	250 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 1)	200 mA
Note 1: Maximum allowable current is a function of device maximum power dissipation (	see Table 29-1).

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### 29.1 DC Characteristics

### FIGURE 29-1: PIC24FJ64GB004 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)



### TABLE 29-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
PIC24FJ64GB004 Family:					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $PI/O = \Sigma ({VDD - VOH} x IOH) + \Sigma (VOL x IOL)$	PD		Pint + Pi/c	)	W
Maximum Allowed Power Dissipation	PDMAX	(	TJ — TA)/θJ	A	W

#### TABLE 29-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 300 mil SOIC	θJA	49	-	°C/W	(Note 1)
Package Thermal Resistance, 6x6x0.9 mm QFN	θJA	33.7	_	°C/W	(Note 1)
Package Thermal Resistance, 8x8x1 mm QFN	θJA	28	—	°C/W	(Note 1)
Package Thermal Resistance, 10x10x1 mm TQFP	θJA	39.3		°C/W	(Note 1)

**Note 1:** Junction to ambient thermal resistance; Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

TABLE 29-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS
------------------------------------------------------------------------

DC CH	ARACTER	ISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
Operati	ing Voltage	9							
DC10	Supply Vo	oltage							
	Vdd		2.2		3.6	V	Regulator enabled		
	Vdd		VDDCORE		3.6	V	Regulator disabled		
	VDDCORE		2.0		2.75	V	Regulator disabled		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.5			V			
DC16	VPOR	<b>VDD Start Voltage</b> to Ensure Internal Power-on Reset Signal	_	Vss	_	V			
DC17	SVDD	<b>VDD Rise Rate</b> to Ensure Internal Power-on Reset Signal	0.05	—	—	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms		
DC18	VBOR	Brown-out Reset Voltage	—	2.05	_	V			

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 29-4:	DC CHARACTERISTICS: OPERATING CURRENT (IDD)
-------------	---------------------------------------------

DC CHARACT	ERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Max	Units Conditions						
Operating Cur	rent (IDD) ⁽²⁾								
DC20	0.5	0.7	mA	-40°C					
DC20a	0.5	0.7	mA	+25°C	2.0∨ ⁽³⁾				
DC20b	0.5	0.7	mA	+85°C		1 MIPS			
DC20d	0.75	1.1	mA	-40°C		1 111175			
DC20e	0.75	1.1	mA	+25°C	3.3∨ ⁽⁴⁾				
DC20f	0.75	1.1	mA	+85°C					
DC23	2.0	2.7	mA	-40°C					
DC23a	2.0	2.7	mA	+25°C	2.0∨ ⁽³⁾				
DC23b	2.0	2.7	mA	+85°C					
DC23d	2.9	3.8	mA	-40°C	3.3V ⁽⁴⁾	– 4 MIPS			
DC23e	2.9	3.8	mA	+25°C					
DC23f	2.9	3.8	mA	+85°C					
DC24	10.5	15.5	mA	-40°C					
DC24a	10.5	15.5	mA	+25°C	2.5∨ ⁽³⁾				
DC24b	10.5	15.5	mA	+85°C		16 MIPS			
DC24d	11.3	15.5	mA	-40°C		10 10111195			
DC24e	11.3	15.5	mA	+25°C	3.3∨ ⁽⁴⁾				
DC24f	11.3	15.5	mA	+85°C					
DC31	15.0	18.0	μA	-40°C					
DC31a	15.0	19.0	μA	+25°C	2.0V ⁽³⁾				
DC31b	20.0	36.0	μA	+85°C	]	LPRC (31 kHz)			
DC31d	57.0	120.0	μA	-40°C					
DC31e	57.0	125.0	μA	+25°C	3.3∨ ⁽⁴⁾				
DC31f	95.0	160.0	μA	+85°C	]				

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

- 3: On-chip voltage regulator disabled (ENVREG tied to Vss).
- 4: On-chip voltage regulator enabled (ENVREG tied to VDD). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

DC CHARAC	TERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions				
Idle Current (	(IIDLE) ⁽²⁾								
DC40	125	180	μA	-40°C					
DC40a	125	180	μA	+25°C	2.0∨ <b>(3)</b>				
DC40b	125	180	μA	+85°C		1 MIPS			
DC40d	210	350	μA	-40°C		T WIF 3			
DC40e	210	350	μA	+25°C	3.3∨ <b>(4)</b>				
DC40f	210	350	μA	+85°C					
DC43	0.5	0.6	mA	-40°C					
DC43a	0.5	0.6	mA	+25°C	2.0∨ <b>(3)</b>				
DC43b	0.5	0.6	mA	+85°C		– 4 MIPS			
DC43d	0.75	0.95	mA	-40°C					
DC43e	0.75	0.95	mA	+25°C	3.3∨ ⁽⁴⁾				
DC43f	0.75	0.95	mA	+85°C					
DC47	2.6	3.3	mA	-40°C					
DC47a	2.6	3.3	mA	+25°C	2.5∨ ⁽³⁾				
DC47b	2.6	3.3	mA	+85°C		- 16 MIPS			
DC47c	2.9	3.5	mA	-40°C					
DC47d	2.9	3.5	mA	+25°C	3.3∨ ⁽⁴⁾				
DC47e	2.9	3.5	mA	+85°C					
DC50	0.8	1.0	mA	-40°C					
DC50a	0.8	1.0	mA	+25°C	2.0∨ ⁽³⁾				
DC50b	0.8	1.0	mA	+85°C	1				
DC50d	1.1	1.3	mA	-40°C		FRC (4 MIPS)			
DC50e	1.1	1.3	mA	+25°C	3.3∨ <b>(4)</b>				
DC50f	1.1	1.3	mA	+85°C					
DC51	2.4	8.0	μA	-40°C					
DC51a	2.2	8.0	μA	+25°C	2.0V ⁽³⁾				
DC51b	7.2	21.0	μΑ	+85°C	1				
DC51d	38	55	μA	-40°C		– LPRC (31 kHz)			
DC51e	44	60	μA	+25°C	3.3V <b>(4)</b>				
DC51f	70	100	μA	+85°C	1				

### TABLE 29-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with the core off, OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

### TABLE 29-6: DC CHARACTERISTICS: POWER-DOWN BASE CURRENT (IPD)

DC CHARACT	ERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions						
Power-Down	Current (IPD) ⁽	2)								
DC60	0.05	1.0	μA	-40°C						
DC60a	0.2	1.0	μA	+25°C	2.0√ ⁽³⁾					
DC60i	2.0	6.5	μA	+60°C	2.000					
DC60b	3.5	12.0	μA	+85°C						
DC60c	0.1	1.0	μA	-40°C						
DC60d	0.4	1.0	μA	+25°C	2.5∨ ⁽³⁾	Base Power-Down Current ⁽⁵⁾				
DC60j	2.5	15	μA	+60°C						
DC60e	4.2	25	μA	+85°C						
DC60f	3.3	9.0	μA	-40°C						
DC60g	3.3	10.0	μA	+25°C	3.3∨ <b>(4)</b>					
DC60k	5.0	20.0	μA	+60°C	3.30					
DC60h	7.0	30.0	μA	+85°C						
DC70c	.003	0.2	μA	-40°C						
DC70d	0.02	0.2	μA	+25°C	2.5∨ ⁽⁴⁾					
DC70j	0.2	0.35	μA	+60°C	2.5007					
DC70e	.51	1.5	μA	+85°C		– Base Deep Sleep Current				
DC70f	.01	0.3	μΑ	-40°C						
DC70g	0.04	0.3	μA	+25°C	3.3√(4)					
DC70k	0.2	0.5	μA	+60°C	3.3007					
DC70h	.71	2.0	μA	+85°C						

**Note 1:** Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with the device in Sleep mode (all peripherals and clocks shut down). All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off, PMSLP bit is clear and the Peripheral Module Disable (PMD) bits for all unused peripherals are set.

**3:** On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
$\Delta$ Power-Dow	n Current (IPI	o): PMD Bits	are Set, PM	SLP Bit is '0	,(2)				
DC61	0.2	0.7	μA	-40°C					
DC61a	0.2	0.7	μA	+25°C	2.0V ⁽³⁾				
DC61i	0.2	0.7	μA	+60°C	2.00				
DC61b	0.23	0.7	μA	+85°C					
DC61c	0.25	0.9	μA	-40°C					
DC61d	0.25	0.9	μA	+25°C	2.5∨ ⁽³⁾	31 kHz LPRC Oscillator with			
DC61j	0.25	0.9	μA	+60°C	2.5007	RTCC, WDT, DSWDT or Timer 1: ΔILPRC ⁽⁵⁾			
DC61e	0.28	0.9	μA	+85°C					
DC61f	0.6	1.5	μA	-40°C					
DC61g	0.6	1.5	μA	+25°C	3.3∨ ⁽⁴⁾				
DC61k	0.6	1.5	μA	+60°C	3.30				
DC61h	0.8	1.5	μA	+85°C					
DC62	0.5	1.0	μA	-40°C					
DC62a	0.5	1.0	μA	+25°C	2.0V ⁽³⁾				
DC62i	0.5	1.0	μA	+60°C	2.000				
DC62b	0.5	1.3	μA	+85°C					
DC62c	0.7	1.5	μA	-40°C		Low drive strength, 32 kHz Crystal			
DC62d	0.7	1.5	μA	+25°C	2.5∨ ⁽³⁾	with RTCC, DSWDT or			
DC62j	0.7	1.5	μA	+60°C	2.50	Timer1: ∆Isosc;			
DC62e	0.7	1.8	μA	+85°C		SOSCSEL = 01 ⁽⁵⁾			
DC62f	1.5	2.0	μA	-40°C					
DC62g	1.5	2.0	μA	+25°C	3.3∨ <b>(4)</b>				
DC62k	1.5	2.0	μA	+60°C	0.00 .				
DC62h	1.5	2.5	μA	+85°C					

## TABLE 29-7: DC CHARACTERISTICS: POWER-DOWN PERIPHERAL MODULE △ CURRENT (IPD)

**Note 1:** Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Peripheral IPD deltas are measured with the device in Sleep mode (all peripherals and clocks shut down). All I/Os are configured as inputs and pulled high. Only the peripheral or clock being measured is enabled. PMSLP bit is clear and the Peripheral Module Disable bits (PMD) for all unused peripherals are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

## TABLE 29-7: DC CHARACTERISTICS: POWER-DOWN PERIPHERAL MODULE $\triangle$ CURRENT (IPD) (CONTINUED)

DC CHARACT	ERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions				
$\Delta$ Power-Dow	n Current (IPI	): PMD Bits	are Set, PMS	SLP Bit is '0	[,] (2)				
DC62	1.8	2.3	μA	-40°C					
DC62a	1.8	2.7	μA	+25°C	2.0√ ⁽³⁾				
DC62i	1.8	3.0	μA	+60°C	2.000				
DC62b	1.8	3.0	μA	+85°C					
DC62c	2	2.7	μA	-40°C					
DC62d	2	2.9	μA	+25°C	2.5∨ ⁽³⁾	32 kHz Crystal with RTCC, DSWDT or Timer1: ΔISOSC; SOSCSEL = 11 ⁽⁵⁾			
DC62j	2	3.2	μA	+60°C	2.50				
DC62e	2	3.5	μA	+85°C					
DC62f	2.25	3.0	μΑ	-40°C					
DC62g	2.25	3.0	μA	+25°C	3.3\/(4)				
DC62k	2.25	3.3	μΑ	+60°C	5.500				
DC62h	2.25	3.5	μA	+85°C					
DC71c	.001	0.25	μA	-40°C					
DC71d	.03	0.25	μA	+25°C	2.5∨ ⁽⁴⁾				
DC71j	0.05	0.60	μA	+60°C	2.500				
DC71e	.08	2.0	μA	+85°C		– Deep Sleep BOR: ∆IDSBOR ⁽⁵⁾			
DC71f	.001	0.50	μA	-40°C					
DC71g	.03	0.50	μA	+25°C	3.3∨(4)				
DC71k	0.05	0.75	μA	+60°C	3.30.7				
DC71h	.08	2.50	μA	+85°C					

**Note 1:** Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Peripheral IPD deltas are measured with the device in Sleep mode (all peripherals and clocks shut down). All I/Os are configured as inputs and pulled high. Only the peripheral or clock being measured is enabled. PMSLP bit is clear and the Peripheral Module Disable bits (PMD) for all unused peripherals are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CH	ARACT	ERISTICS	Standard Opera stated) Operating temp	-			V (unless otherwise
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage ⁽⁴⁾					
DI10		I/O Pins with ST Buffer	Vss	_	0.2 VDD	V	
DI11		I/O Pins with TTL Buffer	Vss	_	0.15 VDD	V	
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		OSC1 (XT mode)	Vss	—	0.2 VDD	V	
DI17		OSC1 (HS mode)	Vss	—	0.2 VDD	V	
DI18		I/O Pins with I ² C™ Buffer:	Vss	_	0.3 VDD	V	
DI19		I/O Pins with SMBus Buffer:	Vss	—	0.8	V	SMBus enabled
	Vih	Input High Voltage ⁽⁴⁾					
DI20		I/O Pins with ST Buffer: with Analog Functions, Digital Only	0.8 Vdd 0.8 Vdd	—	Vdd 5.5	V V	
DI21		I/O Pins with TTL Buffer: with Analog Functions, Digital Only	0.25 Vdd + 0.8 0.25 Vdd + 0.8		VDD 5.5	V V	
DI25		MCLR	0.8 VDD	_	Vdd	V	
DI26		OSC1 (XT mode)	0.7 VDD	_	Vdd	V	
DI27		OSC1 (HS mode)	0.7 Vdd	_	Vdd	V	
DI28		I/O Pins with I ² C Buffer: with Analog Functions, Digital Only	0.7 Vdd 0.7 Vdd	_	VDD 5.5	V V	
DI29		I/O Pins with SMBus Buffer: with Analog Functions, Digital Only	2.1 2.1		Vdd 5.5	V V	$2.5V \leq V\text{PIN} \leq V\text{DD}$
DI30	ICNPU	CNx Pull-up Current	50	250	400	μA	VDD = 3.3V, VPIN = VSS
DI50	lı.	Input Leakage Current ^(2,3) I/O Ports	_	_	<u>+</u> 50	nA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance} \end{split}$
DI51		Analog Input Pins	_	—	<u>+</u> 50	nA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\rm in \ at \ high-impedance} \end{split}$
DI52		USB Differential Pins (D+, D-)		_	<u>+</u> 50	nA	$VUSB \geq VDD$
DI55		MCLR	—	—	<u>+</u> 50	nA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	—	_	<u>+</u> 50	nA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$

### TABLE 29-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: Refer to Table 1-2 for I/O pins buffer types.

### TABLE 29-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
	Vol	Output Low Voltage						
DO10		I/O Ports	_		0.4	V	IOL = 8.5 mA, VDD = 3.6V	
			_		0.4	V	IOL = 5.0 mA, VDD = 2.0V	
	Vон	Output High Voltage						
DO20		I/O Ports	3.0		—	V	IOH = -3.0 mA, VDD = 3.6V	
			2.4		—	V	ІОН = -6.0 mA, VDD = 3.6V	
			1.65	_	—	V	ІОН = -1.0 mA, VDD = 2.0V	
			1.4	_	—	V	IOH = -3.0 mA, VDD = 2.0V	

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
D130	Eр	Cell Endurance	10,000	—		E/W	-40°C to +85°C	
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage	
	VPEW	Supply Voltage for Self-Timed Writes						
D132A		VDDCORE	2.25	—	3.6	V		
D132B		Vdd	2.35	—	3.6	V		
D133A	Tiw	Self-Timed Write Cycle Time	—	3	_	ms		
D133B	TIE	Self-Timed Page Erase Time	40	_	_	ms		
D134	Tretd	Characteristic Retention	20			Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	—	7	—	mA		

#### TABLE 29-10: DC CHARACTERISTICS: PROGRAM MEMORY

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

### TABLE 29-11: COMPARATOR SPECIFICATIONS

Operatir	<b>Dperating Conditions:</b> 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)									
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments			
D300	VIOFF	Input Offset Voltage*		20	40	mV				
D301	VICM	Input Common Mode Voltage*	0	_	Vdd	V				
D302	CMRR	Common Mode Rejection Ratio*	55	—	_	dB				
300	TRESP	Response Time* ⁽¹⁾		150	400	ns				
301	Тмс2оv	Comparator Mode Change to Output Valid [*]	—	—	10	μS				

* Parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

### TABLE 29-12: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

Operatin	<b>Dperating Conditions:</b> 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)										
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments				
VRD310	CVRES	Resolution	VDD/24	_	Vdd/32	LSb					
VRD311	CVRAA	Absolute Accuracy	_	_	AVDD - 1.5	LSb					
VRD312	CVRur	Unit Resistor Value (R)	—	2k	—	Ω					
VR310	TSET	Settling Time ⁽¹⁾	—	_	10	μS					

**Note 1:** Settling time measured while CVRR = 1 and CVR<3:0> bits transition from '0000' to '1111'.

#### TABLE 29-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operati	<b>Operating Conditions:</b> -40°C < TA < +85°C (unless otherwise stated)								
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
	Vbg	Band Gap Reference Voltage	1.14	1.2	1.26	V			
	Твg	Band Gap Reference Start-up Time	_	1	—	ms			
	Vrgout	Regulator Output Voltage	2.35	2.5	2.75	V			
	Cefc	External Filter Capacitor Value	4.7	10	_	μF	Series resistance < 3 Ohm recommended; < 5 Ohm required.		


## 29.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ64GB004 family AC characteristics and timing parameters.

### TABLE 29-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial
	Operating voltage VDD range as described in Section 29.1 "DC Characteristics".


## FIGURE 29-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



## TABLE 29-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO Pin	_	—	15		In XT and HS modes when external clock is used to drive OSCI.
DO56	Сю	All I/O Pins and OSCO	—	—	50	pF	EC mode.
DO58	Св	SCLx, SDAx		—	400	pF	In I ² C™ mode.

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.



### TABLE 29-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH	ARACT	ERISTICS	-	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 4		32 48	MHz MHz	EC ECPLL			
		Oscillator Frequency	3 4 10 12 31		10 8 32 32 33	MHz MHz MHz MHz kHz	XT XTPLL HS HSPLL SOSC			
OS20	Tosc	Tosc = 1/Fosc	_	_		—	See parameter OS10 for Fosc value			
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5	_	DC	ns				
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	_	—	ns	EC			
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	_	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾	—	6	10	ns				
OS41	TckF	CLKO Fall Time ⁽³⁾	—	6	10	ns				

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (TcY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

**3:** Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

### TABLE 29-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.0V TO 3.6V)

AC CHA				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condit				Conditions			
OS50	Fplli	PLL Input Frequency Range ⁽²⁾	4	_	32	MHz	ECPLL, HSPLL, XTPLL modes			
OS51	Fsys	PLL Output Frequency Range	95.76	_	96.24	MHz				
OS52	TLOCK	PLL Start-up Time (Lock Time)	_	180	_	μs				
OS53	DCLK	CLKO Stability (Jitter)	-0.25	—	0.25	%				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### TABLE 29-18: INTERNAL RC OSCILLATOR SPECIFICATIONS

AC CHA				Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Sym Characteristic ⁽¹⁾		Min	Тур	Max	Units	Conditions			
	TFRC	FRC Start-up Time	—	15	—	μS				
	Tlprc	LPRC Start-up Time	—	500	—	μS				


#### TABLE 29-19: INTERNAL RC OSCILLATOR ACCURACY

		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic	Min	Typ Max Units		Units	Conditions		
F20	FRC Accuracy @ 8 MHz ^(1,3)	-1.25	<u>+</u> 0.25	1.0	%	$-40^{\circ}C \leq T\text{A} \leq +85^{\circ}C, \ 3.0V \leq V\text{DD} \leq 3.6V$		
F21	LPRC Accuracy @ 31 kHz ⁽²⁾	-15	—	15	%	$-40^{\circ}C \leq Ta \leq +85^{\circ}C, \ 3.0V \leq V\text{dd} \leq 3.6V$		

Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.
2: Change of LPRC frequency as VDD changes.

**3:** To achieve this accuracy, physical stress applied to the microcontroller package (ex: by flexing the PCB) must be kept to a minimum.





### TABLE 29-20: CLKO AND I/O TIMING REQUIREMENTS

AC CHA	ARACTE	ERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min	Min Typ ⁽¹⁾ Max			Conditions		
DO31	TIOR	Port Output Rise Time	_	10	25	ns			
DO32	TIOF	Port Output Fall Time	_	10	25	ns			
DI35	Tinp	INTx pin High or Low Time (output)	20	_	_	ns			
DI40	Trbp	CNx High or Low Time (input)	2	—	_	Тсү			

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

#### TABLE 29-21: RESET, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol Characteristic		Min.	Typ ⁽¹⁾	Max.	Units	Conditions		
SY10	TmcL	MCLR Pulse Width (low)	2	_		μS			
SY11	TPWRT	Power-up Timer Period	_	64		ms			
SY12	TPOR	Power-on Reset Delay	—	2	_	μS			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	—	100	ns			
SY25	TBOR	Brown-out Reset Pulse Width	1			μS	$V \text{DD} \leq V \text{BOR}$		
	TRST	Internal State Reset Time	_	50		μS			
	TDSWU	Wake-up from Deep Sleep Time	_	200	_	μS	Based on full discharge of 10 µF capacitor on VCAP. Includes TPOR and TRST.		
	Трм		_	10	_	μS			
			_	190		μS	Sleep wake-up with PMSLP = 0 and WUTSEL<1:0> = 11		

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

### TABLE 29-22: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$							
Param No.	Symbol	Characteristic	Min. Typ Max. U		Units	Conditions				
Device Supply										
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.0	—	Lesser of VDD + 0.3 or 3.6	V				
AD02	AVss	Module Vss Supply	Vss – 0.3	—	Vss + 0.3	V				
	-		Referenc	e Inputs						
AD05	VREFH	Reference Voltage High	AVss + 1.7	—	AVDD	V				
AD06	VREFL	Reference Voltage Low	AVss	—	AVDD - 1.7	V				
AD07	VREF	Absolute Reference Voltage	AVss – 0.3	_	AVDD + 0.3	V				
			Analog	Input						
AD10	VINH-VINL	Full-Scale Input Span	VREFL	—	VREFH	V	(Note 2)			
AD11	Vin	Absolute Input Voltage	AVss - 0.3	—	AVDD + 0.3	V				
AD12	VINL	Absolute VINL Input Voltage	AVss – 0.3	_	AVDD/2	V				
AD13	_	Leakage Current	_	±0.001	±0.610	μA	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3V$ , Source Impedance = $2.5 \text{ k}\Omega$			
AD17	Rin	Recommended Impedance of Analog Voltage Source	—	—	2.5K	Ω	10-bit			
			ADC Ac	curacy						
AD20b	NR	Resolution		10	_	bits				
AD21b	INL	Integral Nonlinearity	—	±1	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD22b	DNL	Differential Nonlinearity	—	±0.5	<±1.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD23b	Gerr	Gain Error	—	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD24b	EOFF	Offset Error	—	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD25b	_	Monotonicity ⁽¹⁾	_	—	_	_	Guaranteed			

Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

2: Measurements taken with external VREF+ and VREF- are used as the ADC voltage reference.

AC CHA	ARACTERI	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
		Cloc	k Parame	ters			
AD50	Tad	ADC Clock Period	75	—	—	ns	Tcy = 75 ns, AD1CON3 in default state
AD51	1 tRC ADC Internal RC Oscillator Period		—	250	—	ns	
		Con	version R	ate	•		
AD55	tCONV	Conversion Time	_	12		Tad	
AD56	FCNV	Throughput Rate	—		500	ksps	AVDD > 2.7V
AD57	tSAMP	Sample Time	—	1	_	TAD	
		Cloc	k Parame	ters			
AD61	tPSS	Sample Start Delay from setting Sample bit (SAMP)	2	—	3	Tad	


## TABLE 29-23: ADC CONVERSION TIMING REQUIREMENTS⁽¹⁾

**Note 1:** Because the sample capacitors will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

NOTES:

## **30.0 PACKAGING INFORMATION**

## **30.1** Package Marking Information



28-Lead SOIC (.300")




Example



### 28-Lead SPDIP




Example



Legend:	XXX	Customer-specific information						
	Y	Year code (last digit of calendar year)						
	ΥY	Year code (last 2 digits of calendar year)						
	WW	W Week code (week of January 1 is week '01')						
	NNN Alphanumeric traceability code							
		Pb-free JEDEC designator for Matte Tin (Sn)						
	* This package is Pb-free. The Pb-free JEDEC designator ((e3))							
		can be found on the outer packaging for this package.						
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.						


44-Lead QFN



Example



44-Lead TQFP



Example




### 30.2 Package Details

The following sections give the technical details of the packages.

## 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
D	Dimension Limits		NOM	MAX
Number of Pins	N	28		
Pitch	е	0.65 BSC		
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	_	_

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

^{© 2009} Microchip Technology Inc.

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	W2			4.25	
Optional Center Pad Length	T2			4.25	
Contact Pad Spacing	C1		5.70		
Contact Pad Spacing	C2		5.70		
Contact Pad Width (X28)	X1			0.37	
Contact Pad Length (X28)	Y1			1.00	
Distance Between Pads	G	0.20			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2105A


### 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		MILLIMETERS	5
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	e		1.27 BSC	
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Foot Angle Top	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

## 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits		NOM	MAX
Number of Pins	N		28	
Pitch	e		.100 BSC	
Top to Seating Plane	A	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS	;
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

## 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
]	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Height	А	-	—	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

## 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIM	ETERS	
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

# APPENDIX A: REVISION HISTORY

## Revision A (April 2009)

Original data sheet for the PIC24FJ64GB004 family of devices.

### Revision B (July 2009)

Removed the unimplemented CNPD1 and CNPD2 registers from Table 4-4. Corrected the addresses of the CNPU1 and CNPU2 registers in the same table.

Updated Table 6-2 (Reset Delay Times) with the addition of TRSRT to all table entries.

Updated Register 7-35 (INTTREG) with a more descriptive version.

Updated **Section 9.2.4** "**Deep Sleep Mode**" with family-specific information and an extended discussion of special cases for Deep Sleep mode entry.

Updated **Section 29.1** "DC Characteristics" as follows:

- Added Maximum values to Tables 29-4, 29-5, 29-6 and 29-7.
- Updated specifications in Tables 29-3 and 29-8.
- Added new Tables 29-11 (Comparator Specifications) and 29-12 (Comparator Voltage Reference Specifications), renumbering all subsequent tables.
- Removed redundant or obsolete specifications in Tables 29-6, 29-7 and 29-12.

Updated Section 29.2 "AC Characteristics and Timing Parameters" as follows:

- Updated specifications in Tables 29-17 and 29-19.
- Added new Table 29-21 (Reset, Power-up Timer and Brown-out Reset Timing Requirements), renumbering all subsequent tables.

Other minor typographic revisions throughout the document.

NOTES:

## INDEX

Α

A/D Converter	
Analog Input Model	
Transfer Function	
AC Characteristics	
A/D Specifications	
ADC Conversion Requirements	
Capacitive Loading Requirements on	
Output Pins	
CLKO and I/O Timing	
External Clock Requirements	
Internal RC Oscillator Accuracy	
Internal RC Oscillator Specifications	
Load Conditions and Requirements for	
Timing Specifications	
PLL Clock Specifications	
Reset, Power-up Timer and Brown-out	
Reset Timing	
Temperature and Voltage Specifications	
Alternate Interrupt Vector Table (AIVT)	65
Assembler	
MPASM Assembler	

## В

Basic Connection Requirements
10-Bit High-Speed A/D Converter
16-Bit Asynchronous Timer3 and Timer5
16-Bit Synchronous Timer2 and Timer4
16-Bit Timer1 Module
32-Bit Timer2/3 and Timer4/5
8-Bit Multiplexed Address and Data
Application Example
Accessing Program Memory Using
Table Instructions
Addressable PSP Example234
Addressing for Table Registers
BDT Mapping for Endpoint Buffering Modes 198
CALL Stack Frame
Comparator Voltage Reference
CPU Programmer's Model
CRC Module249
CRC Shift Engine249
CTMU Connections and Internal Configuration
for Capacitance Measurement271
CTMU Typical Connections and Internal
Configuration for Pulse Delay Generation 272
CTMU Typical Connections and Internal
Configuration for Time Measurement272
Data Access From Program Space
Address Generation
I ² C Module 178
Individual Comparator Configurations
Input Capture153
LCD Control Example, Byte Mode 236
Legacy PSP Example234
Master Mode, Demultiplexed Addressing234
Master Mode, Fully Multiplexed Addressing
Master Mode, Partially Multiplexed Addressing 235
Multiplexed Addressing Application Example
On-Chip Regulator Connections
Output Compare (16-Bit Mode) 158

Output Compare (Double-Buffered,	
16-Bit PWM Mode)	
Parallel EEPROM Example, 16-Bit Data	236
Parallel EEPROM Example, 8-Bit Data	236
Partially Multiplexed Addressing	
Application Example	235
PIC24F CPU Core	
PIC24FJ64GB004 Family (General)	10
PMP Module Overview	
PSV Operation	49
Reset System	59
RTCC	237
SPI Master, Frame Master Connection	175
SPI Master, Frame Slave Connection	175
SPI Master/Slave Connection	
(Enhanced Buffer Modes)	174
SPI Master/Slave Connection (Standard Mode)	174
SPI Slave, Frame Master Connection	175
SPI Slave, Frame Slave Connection	175
SPIx Module (Enhanced Mode)	169
SPIx Module (Standard Mode)	168
System Clock	103
Triple Comparator Module	265
Typical Shared I/O Port Structure	123
UART (Simplified)	185
USB OTG	
Bus Power Only	195
Dual Power	195
Self-Power Only	195
USB OTG Interrupt Funnel	202
USB OTG Module	194
USB PLL	. 110
Watchdog Timer (WDT)	285

# С

C Compilers	
MPLAB C18	290
MPLAB C30	290
Charge Time Measurement Unit. See CTMU.	
Code Examples	
Basic Clock Switching Sequence	109
Configuring UART1 Input and Output	
Functions (PPS)	129
Erasing a Program Memory Block, 'C'	55
Erasing a Program Memory Block, Assembly	54
I/O Port Write/Read	
Initiating a Programming Sequence, 'C'	56
Initiating a Programming Sequence, Assembly	56
Loading the Write Buffers, 'C'	
Loading the Write Buffers, Assembly	55
PWRSAV Instruction Syntax	113
Setting the RTCWREN Bit	238
Single-Word Flash Programming, 'C'	57
Single-Word Flash Programming, Assembly	57
Code Protection	285
Code Segment Protection	286
Configuration Options	286
Configuration Register Protection	286
Comparator Voltage Reference	269
Configuration Bits	275
Core Features	7

# PIC24FJ64GB004 FAMILY

Examples

#### CPU

Arithmetic Logic Unit (ALU)	
Clocking Scheme	
Control Registers	24
Core Registers	23
Programmer's Model	21
CRC	
Registers	
Typical Operation	
User Interface	
Data	
Polynomial	
CTMU	
Measuring Capacitance	
Measuring Time	
Pulse Delay and Generation	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

## D

Data Memory	
Address Space	29
Memory Map	29
Near Data Space	30
SFR Space	30
Software Stack	46
Space Organization	
DC Characteristics	
Comparator Specifications	311
Comparator Voltage Reference	311
I/O Pin Input Specifications	309
I/O Pin Output Specifications	310
Idle Current	305
Internal Voltage Regulator	311
Operating Current	304
Power-Down Base Current	306
Power-Down Peripheral Module Current (IPD)	307
Program Memory	310
Temperature and Voltage Specifications	303
Deep Sleep BOR (DSBOR)	63
Deep Sleep Watchdog Timer (DSWDT)	285
Development Support	289
DISVREG Pin	283
Doze Mode	121

# Е

Baud Rate Error Calculation (BRGH = 0) 186
F
•
Flash Configuration Words
and Table Instructions
Enhanced ICSP Operation
JTAG Operation
Programming Algorithm
RTSP Operation
Single-Word Programming 57
1
•
I/O Ports
Analog Port Pins Configuration
Input Change Notification
Open-Drain Configuration
Parallel (PIO)
Peripheral Pin Select
Pull-ups and Pull-Downs
l ² C
Clock Rates 179
Communicating as Master in a Single
Master Environment 177
Reserved Addresses 179
Setting Baud Rate When Operating as
Bus Master
Slave Address Masking 179
Input Capture
32-Bit Mode
Operations
Input Capture with Dedicated Timers
Instruction Set
Overview
Summary
Symbols Used in Opcode Descriptions
Instruction-Based Power-Saving Modes 113
Deep Sleep 114
Idle
Sleep
Inter-Integrated Circuit. See I ² C
Internet Address
Interrupt Service Routine (ISR)
Interrupt Vector Table (IVT)
and Reset Sequence
Control and Status Registers
Implemented Vectors
Setup and Service Procedures
Trap Vectors
Vector Table
J
-
JTAG Interface

# PIC24FJ64GB004 FAMILY

#### Μ

Microchip Internet Web Site	. 336
MPLAB ASM30 Assembler, Linker, Librarian	. 290
MPLAB ICD 2 In-Circuit Debugger	. 291
MPLAB ICE 2000 High-Performance	
Universal In-Circuit Emulator	. 291
MPLAB Integrated Development	
Environment Software	. 289
MPLAB PM3 Device Programmer	. 291
MPLAB REAL ICE In-Circuit Emulator System	. 291
MPLINK Object Linker/MPLIB Object Librarian	. 290

# Ν

Near Data	Space	 	 	 	30

# 0

Oscillator Configuration	
Clock Selection	
Clock Switching	
Sequence	109
Initial Configuration on POR	104
Secondary Oscillator (SOSC)	111
USB Operation	
Special Considerations	110
Output Compare	
32-Bit Mode	157
Operations	159
Subcycle Resolution	
Synchronous and Trigger Modes	157
Output Compare with Dedicated Timers	
n	

# Ρ

Packaging	
Details	
Marking	
Parallel Master Port. See PMP	227
Peripheral Enable Bits	121
Peripheral Module Disable Bits	121
Peripheral Pin Select (PPS)	125
Available Peripherals and Pins	125
Configuration Control	128
Considerations for Use	129
Input Mapping	126
Output Mapping	127
Peripheral Priority	125
PICSTART Plus Development Programmer	
Pin Diagrams	2, 3, 4
Pinout Descriptions	11
Pins	
Configuring Analog and Digital During	
ICSP Operations	
External Oscillator	20
ICSP	
Master Clear (MCLR)	
Power Supply	
Voltage Regulator	
Power-Saving Features	
Clock Frequency and Clock Switching	
Product Identification System	338
Program Memory	
Access Using Table Instructions	
Address Construction	
Address Space	
Flash Configuration Words	
Memory Maps	27

Organization	
Program Space Visibility	
Program Space Visibility (PSV)	49
Program Verification	285
Pulse-Width Modulation (PWM) Mode	160
Pulse-Width Modulation. See PWM.	
PWM	
Duty Cycle and Period	161
R	
Reader Response	337
Reference Clock Output	
Register Maps	
A/D Converter	39
Comparators	
CPU Core	
CRC	
CTMU	
Deep Sleep	
I ² C	
ICN	
Input Capture	
Interrupt Controller	
NVM	
Output Compare	
Pad Configuration	
Parallel Master/Slave Port	
Peripheral Pin Select	
PMD	
PORTA	
PORTB	
PORTC	
RTCC	42
SPI	38
System	44
Timers	34
UART	37
USB OTG	40
Registers	
AD1CHS (A/D Input Select)	260
AD1CON1 (A/D Control 1)	257
AD1CON2 (A/D Control 2)	258
AD1CON3 (A/D Control 3)	259
AD1CSSL (A/D Input Scan Select)	
AD1PCFG (A/D Port Configuration)	
ALCFGRPT (Alarm Configuration)	
ALMINSEC (Alarm Minutes and	
Seconds Value)	245
ALMTHDY (Alarm Month and Day Value)	
ALWDHR (Alarm Weekday and Hours Value)	
BDnSTAT Prototype (Buffer Descriptor n	277
Status, CPU Mode)	201
BDnSTAT Prototype (Buffer Descriptor n	201
	200
Status, USB Mode)	
CLKDIV (Clock Divider)	
CMSTAT (Comparator Module Status)	
CMxCON (Comparator x Control)	
CORCON (CPU Control)	25
CORCON (CPU Core Control)	
CRCCON1 (CRC Control 1)	
CRCCON2 (CRC Control 2)	
CRCXORH (CRC XOR Polynomial, High Byte)	
CRCXORL (CRC XOR Polynomial, Low Byte)	253
CTMUCON (CTMU Control)	273
CTMUICON (CTMU Current Control)	274

Reference Control)270
CW1 (Flash Configuration Word 1)276
CW2 (Flash Configuration Word 2)278
CW3 (Flash Configuration Word 3)280
DEVID (Device ID)
DEVREV (Device Revision)
DSCON (Deep Sleep Control) 119
DSWAKE (Deep Sleep Wake-up Source) 120
I2CxCON (I2Cx Control)
I2CxMSK (I2Cx Slave Mode Address Mask)
I2CxSTAT (I2Cx Status)
ICxCON1 (Input Capture x Control 1)
ICxCON2 (Input Capture x Control 2)
IEC0 (Interrupt Enable Control 0)
IEC1 (Interrupt Enable Control 1)
IEC2 (Interrupt Enable Control 2)
IEC3 (Interrupt Enable Control 3)81
IEC4 (Interrupt Enable Control 4)82
IEC5 (Interrupt Enable Control 5)83
IFS0 (Interrupt Flag Status 0)72
IFS1 (Interrupt Flag Status 1)73
IFS2 (Interrupt Flag Status 2)74
IFS3 (Interrupt Flag Status 3)75
IFS4 (Interrupt Flag Status 4)
IFS5 (Interrupt Flag Status 5)77
INTCON1 (Interrupt Control 1)
INTCON2 (Interrupt Control 2)
INTREG (Interrupt Control and Status)
INTIREG (Interrupt Control and Status)
IPC0 (Interrupt Priority Control 0)
IPC1 (Interrupt Priority Control 1)
IPC10 (Interrupt Priority Control 10)94
IPC11 (Interrupt Priority Control 11)95
IPC12 (Interrupt Priority Control 12)96
IPC15 (Interrupt Priority Control 15)97
IPC16 (Interrupt Priority Control 16)
IPC18 (Interrupt Priority Control 18)
······································
IPC19 (Interrupt Priority Control 19)99
IPC19 (Interrupt Priority Control 19)
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)242
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)242NVMCON (Flash Memory Control)53
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243NTHDY (RTCC Month and Day Value)53OCxCON1 (Output Compare x Control 1)163
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)242NVMCON (Flash Memory Control)53
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243NTHDY (RTCC Month and Day Value)53OCxCON1 (Output Compare x Control 1)163
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243MTHDY (RTCC Month and Day Value)53OCxCON1 (Output Compare x Control 1)163OXCON2 (Output Compare x Control 2)105
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243MTHDY (RTCC Month and Day Value)53OCxCON1 (Output Compare x Control 1)163OXCON2 (Output Compare x Control 2)105OSCTUN (FRC Oscillator Tune)108
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243NTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OCxCON1 (Output Compare x Control 1)163OXCON2 (Output Compare x Control 2)105OSCTUN (FRC Oscillator Tune)108PADCFG1 (Pad Configuration Control)233, 240
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243MTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OCxCON1 (Output Compare x Control 1)163OXCON2 (Output Compare x Control 2)105OSCTUN (FRC Oscillator Tune)108PADCFG1 (Pad Configuration Control)233, 240PMADDR (Parallel Port Address)231
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243MTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OCxCON1 (Output Compare x Control 1)163OXCON2 (Output Compare x Control 2)105OSCTUN (FRC Oscillator Tune)108PADCFG1 (Pad Configuration Control)233, 240PMADDR (Parallel Port Enable)231
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243NTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OCxCON1 (Output Compare x Control 1)163OXCON2 (Output Compare x Control 2)105OSCTUN (FRC Oscillator Tune)108PADCFG1 (Pad Configuration Control)233, 240PMADDR (Parallel Port Address)231PMCON (Parallel Port Control)228
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243NTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OCxCON1 (Output Compare x Control 1)163OXCON2 (Output Compare x Control 2)105OSCTUN (FRC Oscillator Tune)108PADCFG1 (Pad Configuration Control)233, 240PMADDR (Parallel Port Address)231PMCON (Parallel Port Control)228PMMODE (Parallel Port Mode)230
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243MTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OCxCON1 (Output Compare x Control 1)163OXCON2 (Output Compare x Control 2)105OSCTUN (FRC Oscillator Tune)108PADCFG1 (Pad Configuration Control)233, 240PMADDR (Parallel Port Address)231PMCON (Parallel Port Enable)231PMCON (Parallel Port Status)232
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Month and Day Value)243NTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OcxCON1 (Output Compare x Control 1)163OCxCON2 (Output Compare x Control 2)165OSCCUN (FRC Oscillator Tune)108PADCFG1 (Pad Configuration Control)233, 240PMAEN (Parallel Port Address)231PMCON (Parallel Port Control)228PMMODE (Parallel Port Status)232RCFGCAL (RTCC Calibration and
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Month and Day Value)243NTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OCxCON1 (Output Compare x Control 1)163OSCCON (Oscillator Control)105OSCTUN (FRC Oscillator Tune)108PADCFG1 (Pad Configuration Control)233, 240PMAEN (Parallel Port Address)231PMCON (Parallel Port Status)232RCFGCAL (RTCC Calibration and Configuration)233
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243MTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OcxCON1 (Output Compare x Control 1)163OCxCON2 (Output Compare x Control 2)165OSCCON (Oscillator Control)203PMADDR (Parallel Port Address)231PMCON (Parallel Port Control)228PMMODE (Parallel Port Mode)230PMSTAT (Parallel Port Status)232RCFGCAL (RTCC Calibration and Configuration)239RCON (Reset Control)60
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243MTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OcxCON1 (Output Compare x Control 1)163OcxCON2 (Output Compare x Control 2)165OSCCON (Oscillator Tune)108PADCFG1 (Pad Configuration Control)233, 240PMADDR (Parallel Port Address)231PMCON (Parallel Port Status)232RCFGCAL (RTCC Calibration and Configuration)239RCON (Reset Control)239RCON (Reset Control)112
IPC19 (Interrupt Priority Control 19)99IPC2 (Interrupt Priority Control 2)86IPC21 (Interrupt Priority Control 21)100IPC3 (Interrupt Priority Control 3)87IPC4 (Interrupt Priority Control 4)88IPC5 (Interrupt Priority Control 5)89IPC6 (Interrupt Priority Control 6)90IPC7 (Interrupt Priority Control 7)91IPC8 (Interrupt Priority Control 8)92IPC9 (Interrupt Priority Control 9)93MINSEC (RTCC Minutes and Seconds Value)243MTHDY (RTCC Month and Day Value)242NVMCON (Flash Memory Control)53OcxCON1 (Output Compare x Control 1)163OCxCON2 (Output Compare x Control 2)165OSCCON (Oscillator Control)203PMADDR (Parallel Port Address)231PMCON (Parallel Port Control)228PMMODE (Parallel Port Mode)230PMSTAT (Parallel Port Status)232RCFGCAL (RTCC Calibration and Configuration)239RCON (Reset Control)60

RPINR1 (Peripheral Pin Select Input 1)	130
RPINR11 (Peripheral Pin Select Input 11)	
RPINR18 (Peripheral Pin Select Input 18)	
RPINR19 (Peripheral Pin Select Input 19)	
RPINR20 (Peripheral Pin Select Input 19)	
RPINR20 (Peripheral Pin Select Input 20)	
RPINR22 (Peripheral Pin Select Input 22)	
RPINR23 (Peripheral Pin Select Input 23)	
RPINR3 (Peripheral Pin Select Input 3)	
RPINR4 (Peripheral Pin Select Input 4)	
RPINR7 (Peripheral Pin Select Input 7)	
RPINR8 (Peripheral Pin Select Input 8)	
RPINR9 (Peripheral Pin Select Input 9)	
RPOR0 (Peripheral Pin Select Output 0)	
RPOR1 (Peripheral Pin Select Output 1)	
RPOR10 (Peripheral Pin Select Output 10)	
RPOR11 (Peripheral Pin Select Output 11)	
RPOR12 (Peripheral Pin Select Output 12)	
RPOR2 (Peripheral Pin Select Output 2)	
RPOR3 (Peripheral Pin Select Output 3)	
RPOR4 (Peripheral Pin Select Output 4)	
RPOR5 (Peripheral Pin Select Output 5)	139
RPOR6 (Peripheral Pin Select Output 6)	140
RPOR7 (Peripheral Pin Select Output 7)	140
RPOR8 (Peripheral Pin Select Output 8)	141
RPOR9 (Peripheral Pin Select Output 9)	141
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	170
SR (ALU STATUS, in CPU)	
SR (ALU STATUS)	
T1CON (Timer1 Control)	
TxCON (Timer2 and Timer4 Control)	
TyCON (Timer3 and Timer5 Control)	
UIADDR (USB Address)	
U1CNFG1 (USB Configuration 1)	
U1CNFG2 (USB Configuration 2)	
U1CON (USB Control, Device Mode)	
U1CON (USB Control, Host Mode)	
U1EIE (USB Error Interrupt Enable)	
U1EIR (USB Error Interrupt Status)	
U1EPn (USB Endpoint n Control)	
U1IE (USB Interrupt Enable)	
U1IR (USB Interrupt Status, Device Mode)	
U1IR (USB Interrupt Status, Host Mode)	
U10TGCON (USB OTG Control)	
U10TGIE (USB OTG Interrupt Enable)	
U10TGIR (USB OTG Interrupt Status)	
U1OTGSTAT (USB OTG Status) U1PWMCON USB (VBUS PWM	209
,	226
Generator Control)	
U1PWRC (USB Power Control)	
U1SOF (USB OTG Start-Of-Token Threshold)	∠10
	040
U1TOK (USB Token)	215
U1TOK (USB Token) UxMODE (UARTx Mode)	215 188
U1TOK (USB Token) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control)	215 188 190
U1TOK (USB Token) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) WKDYHR (RTCC Weekday and Hours Value)	215 188 190 243
U1TOK (USB Token) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) WKDYHR (RTCC Weekday and Hours Value) YEAR (RTCC Year Value)	215 188 190 243
U1TOK (USB Token) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) WKDYHR (RTCC Weekday and Hours Value)	215 188 190 243 242

# PIC24FJ64GB004 FAMILY

#### Resets

	BOR (Brown-out Reset)	59
	Clock Source Selection	61
	CM (Configuration Mismatch Reset)	59
	Delay Times	
	Device Times	61
	IOPUWR (Illegal Opcode Reset)	59
	MCLR (Pin Reset)	59
	POR (Power-on Reset)	
	RCON Flags Operation	
	SFR States	
	SWR (RESET Instruction)	59
	TRAPR (Trap Conflict Reset)	
	UWR (Uninitialized W Register Reset)	
	WDT (Watchdog Timer Reset)	
Rev	ision History	
RTC		
	Alarm Configuration	246
	Alarm Mask Settings (figure)	
	Calibration	
	Register Mapping	
	Selecting Clock Source	
	Source Clock	
	Write Lock	

# S

Selective Peripheral Power Control	. 121
Serial Peripheral Interface. See SPI.	
SFR Space	30
Software Simulator (MPLAB SIM)	. 290
Software Stack	46
Special Features	8
SPI	

# т

Timer1	145
Timer2/3 and Timer4/5	147
Timing Diagrams	
CLKO and I/O Timing	315
External Clock	313
Trap Service Routine (TSR)	102
Triple Comparator	265

# U

UART	35	
Baud Rate Generator (BRG)18	36	
IrDA Support 18	37	
Operation of UxCTS and UxRTS Pins	37	
Receiving		
8-Bit or 9-Bit Data Mode18	37	
Transmitting		
8-Bit Data Mode 18	37	
9-Bit Data Mode 18	37	
Break and Sync Sequence 18	37	
Universal Asynchronous Receiver Transmitter. See UART.		

Universal Serial Bus	
Buffer Descriptors	
Assignment in Different Buffering Modes	199
Interrupts	
and USB Transactions	203
Universal Serial Bus. See USB OTG.	
Unused I/Os	20
USB On-The-Go (OTG)	8
USB OTG	
Buffer Descriptors and BDT	
Device Mode Operation	203
DMA Interface	199
Hardware Configuration	
Device Mode	195
External Interface	197
Host and OTG Modes	196
Transceiver Power Requirements	197
VBUS Voltage Generation	197
Host Mode Operation	204
Interrupts	202
OTG Operation	206
Registers	. 208–226
VBUS Voltage Generation	197

#### ۷

VDDCORE/VCAP Pin	283
Voltage Regulator (On-Chip)	283
and BOR	284
and POR	283
Power-up Requirements	284
Standby Mode	
Tracking Mode	

### W

Watchdog Timer (WDT)	
Control Register	285
Windowed Operation	285
WWW Address	336
WWW, On-Line Support	6

NOTES:

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
From	n: Name					
	Company					
	Address					
	Telephone: ()	FAX: ()				
Application (optional):						
Wou	ld you like a reply? <u>Y</u>					
Device: PIC24FJ64GB004 Family Literature Number: DS39940B						
Ques	stions:					
1. \	What are the best features of this do	cument?				
2. H	How does this document meet your l	hardware and software development needs?				
_						
_						
3. E	. Do you find the organization of this document easy to follow? If not, why?					
-						
-						
4. \	What additions to the document do y	you think would enhance the structure and subject?				
-						
-						
5. \	What deletions from the document c	ould be made without affecting the overall usefulness?				
-						
-						
6. I	b. Is there any incorrect or misleading information (what and where)?					
-						
7. ł	How would you improve this document?					
-						
-						

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count Tape and Reel Fl		<ul> <li>Examples:</li> <li>a) PIC24FJ64GB004-I/PT: PIC24F device with USB On-The-Go, 64-Kbyte program memory, 44-pin, Industrial temp.,TQFP package.</li> <li>b) PIC24FJ32GB002-I/ML: PIC24F device with USB On-The-Go, 32-Kbyte program memory, 28-pin, Industrial temp.,QFN package.</li> </ul>		
Architecture	24 = 16-bit modified Harvard without DSP			
Flash Memory Family	Flash Memory Family FJ = Flash program memory			
Product Group	Product Group GB0 = General purpose microcontrollers with USB On-The-Go			
Pin Count	02 = 28-pin 04 = 44-pin			
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)			
Package	ML = 28-lead (6x6 mm) or 44-lead (8x8 mm) QFN (Quad Flat) PT = 44-lead (10x10x1 mm) TQFP (Thin Quad Flatpack) SO = 28-lead 7.50 mm wide) SOIC (Small Outline) SP = 28-lead (300 mil) SPDIP (Skinny Plastic Dual In-Line)			
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample			

© 2009 Microchip Technology Inc.



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

**Santa Clara** Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09