

# uM-FPU V3.1 Instruction Set

Micromega Corporation

# Introduction

# **32-bit Floating Point Coprocessor**

The uM-FPU V3.1 floating point coprocessor provides instructions for working with 32-bit IEEE 754 compatible floating point numbers and 32-bit long integer. A typical calculation involves sending instructions and data from the microcontroller to the uM-FPU, performing the calculation, and transferring the result back to the microcontroller.



Instructions and data are sent to the uM-FPU using either a SPI or  $I^2C$  interface. The uM-FPU V3.1 chip has a 256 byte instruction buffer which allows for multiple instructions to sent. This improves the transfer times and allows the microcontroller to perform other tasks while the uM-FPU is performing a series of calculations. Prior to issuing any instruction that reads data from the uM-FPU, the Busy/Ready status must be checked to ensure that all instructions have been executed. If more than 256 bytes are required to specify a sequence of operations, the Busy/Ready status must be checked at least every 256 bytes to ensure that the instruction buffer does not overflow. See the datasheet for more detail regarding the SPI or  $I^2C$  interfaces.

Instructions consist of an single opcode byte, optionally followed by addition data bytes. A detailed description of each instruction is provided later in this document, and a summary table is provided in Appendix A.

For instruction timing, see Appendix B of the uM-FPU V3.1 Datasheet.

# uM-FPU Registers

The uM-FPU V3.1 contains 128 general purpose registers, and 8 temporary registers. All registers are 32-bits and can be used to store either floating point or long integer values. The general purpose registers are numbered 0 to 127, and can be directly accessed by the instruction set. The eight temporary registers are used by the LEFT and RIGHT parenthesis instructions to store temporary results and can't be accessed directly. Register 0 is normally only used to store temporary values, since it is modified by many instructions.



### **Register A**

To perform arithmetic operations, one of the uM-FPU registers is selected as register A. Register A can be regarded as the accumulator or working register. Arithmetic instructions use the value in register A as an operand and store the results of an operation in register A. Any register can be selected as register A using the SELECTA instruction. For example,

SELECTA, 5 select register 5 as register A

Arithmetic instructions that only involve one register implicitly refer to register A. For example,

FNEG negate the value in register A

Arithmetic instructions that use two registers will specify the second register as part of the instruction. For example, FADD, 4 add the value of register 4 to register A

### **Register X**

Register X is used to reference a series of sequential registers. The register X selection is automatically incremented to the next register in sequence by all instructions that use register X. Any register can be selected as register X using the SELECTX instruction. For example,

SELECTX,16	select register 16 as register X
CLRX	clear register 16 (and increment register X)
CLRX	clear register 17 (and increment register X)
CLRX	clear register 18 (and increment register X)

Another example would be to use the FWRITEX and READX instructions to store and retrieve blocks of data.

In this document the following abbreviations are used to refer to registers:

reg[0]	register 0
reg[A]	register A
reg[X]	register X
reg[nn]	any one of the 128 general purpose registers

# **Floating Point Instructions**

The following descriptions provide a quick summary of the floating point instructions. Detailed descriptions are provided in the next section.

### **Basic Floating Point Instructions**

Each of the basic floating point arithmetic instructions are provided in three different forms as shown in the table below. The FADD instruction will be used as an example to describe the three different forms of the instructions. The FADD, nn instruction allows any general purpose register to be added to register A. The register to be added to register A is specified by the byte following the opcode. The FADD0 instruction adds register 0 to register A and only requires the opcode. The FADDB instruction adds a small integer value the register A. The signed byte (-128 to 127) following the opcode is converted to floating point and added to register A. The FADD, nn instruction is most general, but the FADD0 and FADD1, bb instructions are more efficient for many common operations.

Register nn	Register 0	Immediate value	Description
FSET, nn	FSET0	FSETI,bb	Set
FADD,nn	FADD0	FADDI,bb	Add
FSUB,nn	FSUB0	FSUBI,bb	Subtract
FSUBR,nn	FSUBR0	FSUBRI,bb	Subtract Reverse
FMUL,nn	FMUL0	FMULI, bb	Multiply
FDIV,nn	FDIV0	FDIVI,bb	Divide
FDIVR,nn	FDIVR0	FDIVRI,bb	Divide Reverse
FPOW,nn	FPOW0	FPOWI,bb	Power
FCMP,nn	FCMP0	FCMPI,bb	Compare

### **Loading Floating Point Values**

The following instructions are used to load data from the microprocessor and store it on the uM-FPU as 32-bit floating point values.

FWRITE,nn,b1,b2,b3,b4	Write 32-bit floating point value to reg[nn]
FWRITEA,b1,b2,b3,b4	Write 32-bit floating point value to reg[A]
FWRITEX,b1,b2,b3,b4	Write 32-bit floating point value to reg[X]
FWRITE0,b1,b2,b3,b4	Write 32-bit floating point value to reg[0]
WRBLK, tc, t1tn	Write multiple 32-bit values
ATOF,aa00	Convert ASCII string to floating point value and store in reg[0]
LOADBYTE, bb	Convert signed byte to floating point and store in reg[0]
LOADUBYTE, bb	Convert unsigned byte to floating point and store in reg[0]
LOADWORD,b1,b2	Convert signed 16-bit value to floating point and store in reg[0]
LOADUWORD,b1,b2	Convert unsigned 16-bit value to floating point and store in reg[0]
LOADUWORD,b1,b2	Convert unsigned 16-bit value to floating point and store in reg[0]
LOADE	Load the value of e (2.7182818) to reg[0]
LOADPI	Load the value of pi (3.1415927) to reg[0]

#### **Reading Floating Point Values**

The following instructions are used to read floating point values from the uM-FPU.

FREAD,nn [b1,b2,b3,b4]	Return 32-bit floating point value from reg[nn]
FREADA [b1,b2,b3,b4]	Return 32-bit floating point value from reg[A]
FREADX [b1,b2,b3,b4]	Return 32-bit floating point value from reg[X]
FREAD0 [b1,b2,b3,b4]	Return 32-bit floating point value from reg[0]
RDBLK,tc [t1tn]	Read multiple 32-bit values
FTOA, bb	Convert floating point to ASCII string (use READSTR to read string)

### **Additional Floating Point Instructions**

FSTATUS <b>,</b> nn	LOG	ACOS	ROUND
FSTATUSA	LOG10	ATAN	FMIN,nn
FCMP2,nn,mm	EXP	ATAN2,nn	FMAX,nn
FNEG	EXP10	DEGREES	FCNV,bb
FABS	SIN	RADIANS	FMAC,nn,mm
FINV	COS	FMOD	FMSC,nn,mm
SQRT	TAN	FLOOR	FRACTION
ROOT, nn	ASIN	CEIL	

#### **Matrix Instructions**

select matrix A at register nn of size b1 rows x b2 columns
select matrix B at register nn of size b1 rows x b2 columns
select matrix C at register nn of size b1 rows x b2 columns
load reg[0] with value from matrix A row b1, column b2
load reg[0] with value from matrix B row b1, column b2
load reg[0] with value from matrix C r row b1, column b2
store reg[A] value to matrix A row b1, column b2
store reg[A] value to matrix A row b1, column b2
store reg[A] value to matrix A row b1, column b2
perform matrix operation

### **Fast Fourier Transform Instruction**

 $\mathbf{FFT}$ 

perform Fast Fourier Transform operation

#### **Conversion Instructions**

FLOAT	convert reg[A] from long integer to floating point
FIX	convert reg[A] from floating point to long integer
FIXR	convert reg[A] from floating point to long integer (with rounding)
FSPLIT	reg[A] = integer value, reg[0] = fractional value

# Long Integer Instructions

The following descriptions provide a quick summary of the long integer instructions. Detailed descriptions are provided in the next section.

#### **Basic Long Integer Instructions**

Each of the basic long integer arithmetic instructions are provided in three different forms as shown in the table below. The LADD instruction will be used as an example to descibe the three different forms of the instructions. The LADD, nn instruction allows any general purpose register to be added to register A. The register to be added to register A is specified by the byte following the opcode. The LADD0 instruction adds register 0 to register A and only requires the opcode. The LADDB instruction adds a small integer value the register A. The signed byte (-128 to 127) following the opcode is converted to a long integer and added to register A. The LADD, nn instruction is most general, but the LADD0 and LADDB, bb instructions are more efficient for many common operations.

Register nn	Register 0	Immediate value	Description
LSET,nn	LSET0	LSETI,bb	Set
LADD,nn	LADD0	LADDI,bb	Add
LSUB,nn	LSUB0	LSUBI,bb	Subtract
LMUL,nn	LMUL0	LMULI,bb	Multiply
LDIV,nn	LDIV0	LDIVI,bb	Divide
LCMP,nn	LCMP0	LCMPI,bb	Compare
LUDIV,nn	LUDIV0	LUDIVI,bb	Unsigned Divide
LUCMP,nn	LUCMP0	LUCMPI,bb	<b>Unsigned Compare</b>
LTST,nn	LTST0	LTSTI,bb	Test Bits

#### Loading Long Integer Values

The following instructions are used to load data from the microprocessor and store it on the uM-FPU as 32-bit long integer values.

LWRITE,nn,b1,b2,b3,b4	Write 32-bit long integer value to reg[nn]
LWRITEA,b1,b2,b3,b4	Write 32-bit long integer value to reg[A]
LWRITEX,b1,b2,b3,b4	Write 32-bit long integer value to reg[X]
LWRITE0,b1,b2,b3,b4	Write 32-bit long integer value to reg[0]
WRBLK, tc, t1tn	Write multiple 32-bit values
ATOL,aa…00	Convert ASCII string to long integer value and store in reg[0]
LONGBYTE, bb	Convert signed byte to long integer and store in reg[0]
LONGUBYTE, bb	Convert unsigned byte to long integer and store in reg[0]
LONGWORD, b1, b2	Convert signed 16-bit value to long integer and store in reg[0]
LONGUWORD, b1, b2	Convert unsigned 16-bit value to long integer and store in reg[0]

### **Reading Long Integer Values**

The following instructions are used to read long integer values from the uM-FPU.

returns 32-bit long integer value from reg[nn]
returns 32-bit long integer value from reg[A]
returns 32-bit long integer value from reg[X]
returns 32-bit long integer value from reg[0]
Read multiple 32-bit values
returns 8-bit byte from reg[A]
returns 16-bit value from reg[A]
convert long integer to ASCII string (use READSTR to read string)

### **Additional Long Integer Instructions**

LSTATUS,nn	LNEG	LNOT	LSHIFT,nn
LSTATUSA	LABS	LAND,nn	LMIN,nn
LCMP2,nn,mm	LINC, nn	LOR, nn	LMAX,nn
LUCMP2,nn,mm	LDEC,nn	LXOR,nn	

# **General Purpose Instructions**

RESET	COPYI,bb,nn	LOADIND, nn	SYNC
NOP	COPYA,nn	SAVEIND, nn	READSTATUS
SELECTA, nn	COPYX,nn	INDA	READSTR
SELECTX, nn	LOAD,nn	INDX	VERSION
CLR,nn	LOADA	SWAP,nn,mm	IEEEMODE
CLRA	LOADX	SWAPA, nn	PICMODE
CLRX	ALOADX	LEFT	CHECKSUM
COPY,mm,nn	XSAVE,nn	RIGHT	READVAR, bb
COPY0,nn	XSAVEA	SETOUT, bb	SETSTATUS, bb

# **Special Purpose Instructions**

### **Stored Function Instructions**

FCALL, fn	Call Flash user-defined function
EECALL, fn	Call EPROM user-defined function
RET	Return from user-defined function
RET, CC	Conditional return from user-defined function
BRA, bb	Unconditional branch inside user-defined function
BRA,cc,bb	Conditional branch inside user-defined function
JMP,b1,b2	Unconditional jump inside user-defined function
JMP,cc,b1,b2	Conditional jump inside user-defined function
GOTO,nn	Computed goto
TABLE,tc,t1tn	Table lookup
FTABLE,cc,tc,t1tn	Floating point reverse table lookup
LTABLE,cc,tc,t1tn	Long integer reverse table lookup
POLY,tc,t1tn	N <sup>th</sup> order polynomial

### **Analog to Digital Conversion Instructions**

ADCMODE, bb	Select A/D trigger mode
ADCTRIG	Manual A/D trigger
ADCSCALE, bb	Set A/D floating point scale factor
ADCLONG, bb	Get raw long integer A/D reading
ADCLOAD, bb	Get scaled floating point A/D reading
ADCWAIT	Wait for A/D conversion to complete

#### **Timer Instructions**

TIMESET	Set timers
TIMELONG	Get time in seconds
TICKLONG	Get time in milliseconds

### **EEPROM Instructions**

EESAVE,mm,nn	Save reg[nn] value to EEPROM
EESAVEA,nn	Save reg[A] to EEPROM
EELOAD,mm,nn	Load reg[nn] with EEPROM value
EELOADA, nn	Load reg[A] with EEPROM value
EEWRITE,nn,bc,b1bn	Write byte string to EEPROM

#### **External Input Instructions**

EXTSET	Set external input counter
EXTLONG	Get external input counter
EXTWAIT	Wait for next external input pulse

#### **String Manipulation Instructions**

STRSET,aa00	Copy string to string buffer
STRSEL, bb, bb	Set string selection point
STRINC	Increment string selection point
STRDEC	Decrement string selection point
STRINS,aa00	Insert string at selection point
STRBYTE	Insert byte at selection point
STRCMP,aa00	Compare string with string selection
STRFIND,aa00	Find string
STRFCHR,aa00	Set field delimiters
STRFIELD, bb	Find field
STRTOF	Convert string selection to floating point
STRTOL	Convert string selection to long integer
FTOA,bb	Convert floating point value to string
LTOA,bb	Convert long integer value to string
READSTR	Read entire string buffer
READSEL	Read string selection

Serial Output Serial Output Serial Output Serial Input

#### **Serial Input/Output**

SEROUT, bb
SEROUT, bb, bd
SEROUT,bb,aa00
SERIN, bb

#### **Debugging Instructions**

BREAK TRACEOFF TRACEON TRACESTR,aa...00 TRACEREG,nn Debug breakpoint Turn debug trace off Turn debug trace on Display string in debug trace Display contents of register in debug trace

# **Test Conditions**

Several of the stored function instructions use a test condition byte. The test condition is an 8-bit byte that defines the expected state of the internal status byte. The upper nibble is used as a mask to determine which status bits to check. A status bit will only be checked if the corresponding mask bit is set to 1. The lower nibble specifies the expected value for each of the corresponding status bits in the internal status byte. A test condition is considered to be true if all of the masked test bits have the same value as the corresponding bits in the internal status byte. There are two special cases: 0x60 evaluates as greater than or equal, and 0x62 evaluates as less than or equal.

Bit 7 6 5 4	3 2 1 0
Mask	I N S Z
Bits 4-7 Ma	sk bits
Bit 7	Mask bit for Infinity
Bit 6	Mask bit for NaN
Bit 5	Mask bit for Sign
Bit 4	Mask bit for Zero
Bits 0-3 Tes	t bits
Bit 3	Expected state of Infinity status bit
Bit 2	Expected state of NaN status bit
Bit 1	Expected state of Sign status bit
Bit 0	Expected state of Zero status bit

The uM-FPU V3 IDE assembler has built-in symbols for the most common test conditions. They are as follows:

Assembler Symbol	Test Condition	Description
Z	0x51	Zero
EQ	0x51	Equal
NZ	0x50	Not Zero
NE	0x50	Not Equal
LT	0x72	Less Than
LE	0x62	Less Than or Equal
GT	0x70	Greater Than
GE	0x60	Greater Than or Equal
ΡZ	0x71	Positive Zero
MZ	0x73	Negative Zero
INF	0xC8	Infinity
FIN	0xC0	Finite
PINF	0xE8	Positive Infinity
MINF	0xEA	Minus infinity
NAN	0x44	Not-a-Number (NaN)
TRUE	0x00	True
FALSE	OxFF	False

# uM-FPU V3.1 Instruction Reference

ACOS Opcode:	Arc Cosine 4B		
Description:	reg[A] = acos(reg[A]) Calculates the arc cosine of an angle in the range 0.0 through pi. The initial value is contained in register A, and the result is returned in register A.		
Special Cases:	• if reg[A] is NaN or its absolute value is greater than 1, then the result is NaN		
ADCLOAD	Load scaled A/D value		
Opcode:	D5 nn where: nn is the A/D channel number		
Description:	reg[0] = float(ADCchannel[nn]) * ADCscale[nn]) Wait until the A/D conversion is complete, then load register 0 with the reading from channel nn of the A/D converter. The 12-bit value is converted to floating point, multiplied by a scale value, and stored in register 0. The instruction buffer should be empty when this instruction is executed. If there are other instructions in the instruction buffer, or another instruction is sent before the ADCLOAD instruction has been completed, the wait will terminate and the previous value for the selected channel will be used.		
ADCLONG Opcode:	Load raw A/D valueD4 nnwhere: nn is the A/D channel number		
Description:	reg[0] = ADCchannel[nn] Wait until the A/D conversion is complete, then load register 0 with the reading from channel nn of the A/D converter. The 12-bit value is converted to a long integer and stored in register 0. The instruction buffer should be empty when this instruction is executed. If there are other instructions in the instruction buffer, or another instruction is sent before the ADCLONG instruction has been completed, the wait will terminate and the previous value for the selected channel will be used.		
ADCMODE Opcode:	Set A/D trigger mode         D1 nn       where: nn is the trigger mode		
Description:	<ul> <li>Set the trigger mode of the A/D converter. The value nn is interpreted as follows:</li> <li>Bit 7 6 5 4 3 2 1 0 <ul> <li>Trigger</li> <li>Repeat</li> </ul> </li> <li>Bits 4-7 Trigger Type (high nibble) <ul> <li>0 - disable A/D conversions</li> <li>1 - manual trigger</li> <li>2 - external input trigger</li> <li>3 - timer trigger, the value in register 0 specifies the period in microseconds (the minimum period is 100 microseconds)</li> </ul> </li> <li>Bits 0-3 Repeat Count (low nibble) <ul> <li>The number of samples taken for each trigger is equal to the repeat count plus one. (e.g. a value of 0 will result in one sample per trigger)</li> </ul> </li> </ul>		

Examples:	ADCMODE,0x10	set manual trigger with 1 sample per trigger	
	ADCMODE, 0x24	set external trigger with 5 samples per trigger	
	LOADWORD,1000 ADCMODE,0x30	set timer trigger every 1000 usec, with 1 sample per trigger	
	ADCMODE,0	disable A/D conversions	
ADCSCALE	Set scale multiplier for A/D		
Opcode:	D3 nn	where: nn is the A/D channel number	
Description:	ADCscale[nn] = reg[0] Set the scale value for channel nn to the floating point value in register 0. The scale value for all channels is set to 1.0 at device reset or when the ADCMODE mode is set to disable A/D conversions.		
ADCTRIG Opcode:	Trigger an A/D conversion		
Description:	Trigger an A/D conversion. If a conversion is already in progress the trigger is ignored. This is normally used only when the ADCMODE is set for manual trigger.		
ADCWAIT Opcode:	Wait for next A/D sample		
Description:	Wait until the next A/D sample is ready. When ADCMODE is set for manual trigger, this instruction can be used to wait until the conversion started by the last ADCTRIG is done. ADCLONG and ADCLOAD automatically wait until the next sample is ready. If the ADCMODE is set for timer trigger or external input trigger, this instruction will wait until the next full conversion is completed. The instruction buffer should be empty when this instruction is executed. If there are other instructions in the instruction buffer, or another instruction is set before the ADCWAIT instruction has been completed, the wait will terminate.		
ALOADX	Load register A from	register X	
Opcode:	0D nn	where: nn is a register number	
Description:	reg[A] = reg[X], $X = X + 1Set register A to the value of register X, and increment X to select the next register in sequence.$		
Special Cases:	• the X register will not increment past the maximum register value of 127		
ASIN Opcode:	Arc Sine 4A		
Description:	reg[A] = asin(reg[A]) Calculates the arc sine of an angle in the range of $-pi/2$ through $pi/2$ . The initial value is contained		

	in register A, and the result in returned in register A.		
Special Cases:	<ul> <li>if reg[A] is NaN or its absolute value is greater than 1, then the result is NaN</li> <li>if reg[A] is 0.0, then the result is a 0.0</li> <li>if reg[A] is -0.0, then the result is -0.0</li> </ul>		
ATAN Opcode:	Arc Tangent 4C		
Description:	reg[A] = atan(reg[A]) Calculates the arc tangent of an angle in the range of $-pi/2$ through $pi/2$ . The initial value is contained in register A, and the result in returned in register A.		
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if reg[A] is 0.0, then the result is a 0.0</li> <li>if reg[A] is -0.0, then the result is -0.0</li> </ul>		
ATAN2 Opcode:	Arc Tangent (two arguments)4D nnwhere: nn is a register number		
Description:	<pre>reg[A] = atan(reg[A] / reg[nn]) Calculates the arc tangent of an angle in the range of -pi/2 through pi/2. The initial value is determined by dividing the value in register A by the value in register nn, and the result in returned in register A. This instruction is used to convert rectangular coordinates (reg[A], reg[nn]) to polar coordinates (r, theta). The value of theta is returned in register A.</pre>		
Special Cases:	<ul> <li>if reg[A] or reg[nn] is NaN, then the result is NaN</li> <li>if reg[A] is 0.0 and reg[nn] &gt; 0, then the result is 0.0</li> <li>if reg[A] &gt; 0 and finite, and reg[nn] is +inf, then the result is 0.0</li> <li>if reg[A] is -0.0 and reg[nn] &gt; 0, then the result is -0.0</li> <li>if reg[A] &lt; 0 and finite, and reg[nn] is +inf, then the result is -0.0</li> <li>if reg[A] &lt; 0 and finite, and reg[nn] is +inf, then the result is -0.0</li> <li>if reg[A] &gt; 0 and finite, and reg[nn] is -inf, then the result is pi</li> <li>if reg[A] &gt; 0 and finite, and reg[nn] is -inf, then the result is pi</li> <li>if reg[A] &gt; 0 and finite, and reg[nn] is -inf, then the result is pi</li> <li>if reg[A] &gt; 0 and finite, and reg[nn] is -inf, then the result is pi</li> <li>if reg[A] &lt; 0 and finite, and reg[nn] is -inf, then the result is -pi</li> <li>if reg[A] &lt; 0 and finite, and reg[nn] is -inf, then the result is -pi</li> <li>if reg[A] &lt; 0 and finite, and reg[nn] is -inf, then the result is pi/2</li> <li>if reg[A] &gt; 0, and reg[nn] is 0.0 or -0.0, then the result is pi/2</li> <li>if reg[A] is +inf, and reg[nn] is finite, then the result is -pi/2</li> <li>if reg[A] is -inf, and reg[nn] is finite, then the result is -pi/2</li> <li>if reg[A] is +inf, and reg[nn] is +inf, then the result is pi/4</li> <li>if reg[A] is +inf, and reg[nn] is -inf, then the result is pi/4</li> <li>if reg[A] is -inf, and reg[nn] is -inf, then the result is -pi/4</li> </ul>		
ATOF Opcode:	Convert ASCII string to floating point         1E aa00       where: aa00 is a zero-terminated ASCII string		
Description:	Converts a zero terminated ASCII string to a 32-bit floating point number and stores the result register 0. The string to convert is sent immediately following the opcode. The string can be		

	normal number format (e.g. 1.56, -0.5) or exponential format (e.g. 10E6). Conversion will stop at the first invalid character, but data will continue to be read until a zero terminator is encountered.	
Examples:	1E 32 2E 35 34 00(string 2.54) stores the value 2.54 in register 01E 31 46 33 00(string 1E3) stores the value 1000.0 in register 0	
<b>ATOL</b> Opcode:	Convert ASCII string to long integer9A aa00where:aa00 is a zero-terminated ASCII string	
Description:	Converts a zero terminated ASCII string to a 32-bit long integer and stores the result in register 0. The string to convert is sent immediately following the opcode. Conversion will stop at the first invalid character, but data will continue to be read until a zero terminator is encountered.	
Examples:	9A 35 30 30 30 30 30 00 (string 500000) stores the value 500000 in register 0         9A 2D 35 00 (string -5) stores the value -5 in register 0	
BRA	Unconditional branch	
Opcode:	81 bb where: bb is the relative address in bytes (-128 to +127)	
Description:	This instruction is only valid in a user-defined function in Flash memory or EEPROM memory. Function execution will continue at the address determined by adding the signed byte value to the address of the byte immediately following the instruction. It has a range of -128 to 127 bytes. The JMP instruction can be used for addresses that are outside this range. If the new address is outside the address range of the function, a function return occurs.	
BRA,cc Opcode:	Conditional branch82 cc, bbwhere: cc is the test condition bb is the relative address in bytes (-128 to +127)	
Description:	This instruction is only valid in a user-defined function in Flash memory or EEPROM memory. If the test condition is true, then function execution will continue at the address determined by adding the signed byte value to the address of the byte immediately following the instruction. It has a range of -128 to 127 bytes. The JMP instruction can be used for addresses that are outside this range. If the new address is outside the address range of the function, a function return occurs	
BREAK Debug breakpoint Opcode: F7		
Description:	Used in conjunction with the built-in debugger. If the debugger is enabled, a breakpoint occurs ar the debug monitor is entered. If debug mode is not selected, this instruction is ignored.	
<b>CEIL</b> Opcode:	Ceiling 52	
Description:	reg[A] = ceil(reg[A]) Calculates the floating point value equal to the nearest integer that is greater than or equal to the floating point value in register A. The result is stored in register A.	

Special Cases:	<ul> <li>if is NaN, then the result is NaN</li> <li>if reg[A] is +infinity or -infinity, then the result is +infinity or -infinity</li> <li>if reg[A] is 0.0 or -0.0, then the result is 0.0 or -0.0</li> <li>if reg[A] is less than zero but greater than -1.0, then the result is -0.0</li> </ul>		
CHECKSUM Opcode:	Calculate checksum for uM-FPU code F6		
Description:	A checksum is calculated for the uM-FPU code and user-defined functions stored in Flash. The checksum value is stored in register 0. This can be used as a diagnostic test for confirming the state of a uM-FPU chip.		
CLR Opcode:	Clear register       03 nn     where: nn is a register number		
Description:	reg[nn] = 0 Set the value of register nn to zero.		
CLR0 Opcode:	Clear register 0 06		
Description:	reg[0] = 0 Set the value of register 0 to zero.		
CLRA Opcode:	Clear register A 04		
Description:	reg[A] = 0 Set the value of register A to zero.		
<b>CLRX</b> Opcode:	Clear register X 05		
Description:	reg[X] = 0, $X = X + 1$ Set the value of register A to zero, and increment X to select the next register in sequence.		
Special Cases:	• the X register will not increment past the maximum register value of 127		
<b>COPY</b> Opcode:	Copy registers07 mm nnwhere: mm and nn are register numbers		
Description:	reg[nn] = reg[mm] The value of register mm is copied to register nn.		
<b>COPYA</b> Opcode:	Copy register A08 nnwhere: nn is a register number		
Description:	reg[nn] = reg[A] Set register nn to the value of register A.		

<b>COPY0</b> Opcode:	Copy register 0         10 nn       where: nn is a register number	
Description:	reg[nn] = reg[0] Set register nn to the value of register 0.	
<b>COPYI</b> Opcode:	Copy Immediate value11 bb nnwhere: bb is an unsigned byte value (0 to 255) nn is a register number	
Description:	reg[nn] = long(unsigned bb) The 8-bit unsigned value is converted to a long integer and stored in register nn.	
<b>COPYX</b> Opcode:	Copy register X09 nnwhere: nn is a register number	
Description:	reg[nn] = reg[X], $X = X + 1$ Set register nn to the value of register X, and increment X to select the next register in sequence.	
Special Cases:	• the X register will not increment past the maximum register value of 127	
<b>COS</b> Opcode:	Cosine 48	
Description:	reg[A] = cosine(reg[A]) Calculates the cosine of the angle (in radians) in register A and stored the result in register A.	
Special Cases:	• if reg[A] is NaN or an infinity, then the result is NaN	
DEGREES Opcode:	Convert radians to degrees 4E	
Description:	The floating point value in register A is converted from radians to degrees and the result is stored in register A.	
Special Cases:	• if reg[A] is NaN, then the result is NaN	
<b>EECALL</b> Opcode:	Call EEPROM memory user defined function7F fnwhere: fn is the function number	
Description:	The user defined function nn, stored in EEPROM memory, is executed. Up to 16 levels of nesting is supported for function calls. The EEPROM functions can be stored at run-time using the EEWRITE instruction.	
Special Cases:	If the selected user function is not defined, register 0 is set to NaN, and execution continues.	

<b>EELOAD</b>	Load register nn with value from EEPROM
Opcode:	ee is the EEPROM address slot.
Description:	reg[nn] = EEPROM[ee] Register nn is set to the value in EEPROM at the address slot specified by ee. EEPROM address slots are 4 bytes in length (32-bits).
EELOADA Opcode:	Load register A with value from EEPROMDD eewhere: ee is the EEPROM address slot
Description:	reg[A] = EEPROM[ee] Register A is set to the value in EEPROM at the address slot specified by ee. EEPROM address slots are 4 bytes in length (32-bits).
<b>EESAVE</b> Opcode:	Save register nn to EEPROM         DA nn ee       where:         nn is a register number         ee is the EEPROM address slot
Description:	EEPROM[ee] = reg[nn] The value in register nn is stored in EEPROM at the address slot specified by ee. EEPROM address slots are 4 bytes in length (32-bits).
EESAVEA Opcode:	Save register A to EEPROM         DB ee       where: ee is the EEPROM address slot
Description:	EEPROM[ee] = reg[A] The value in register A is stored in EEPROM at the address slot specified by ee. EEPROM address slots are 4 bytes in length (32-bits).
<b>EEWRITE</b> Opcode:	Write bytes to EEPROM DE ee bc bbbb where: ee is the EEPROM address slot bc is the number of bytes
Description:	Bytes are stored sequentially in EEPROM starting at the EEPROM[ee] address slot The number of bytes specified by bc are copied to the EEPROM starting at address slot ee. Address slots are 4 bytes in length (32-bits). Consecutive address slots are used to store the specified number of bytes. This instruction can be used to store multiple values to the EEPROM address slots or to dynamically store a user-defined function.
<b>EXP</b> Opcode:	The value e raised to a power 45
Description:	reg[A] = exp(reg[A]) Calculates the value of e (2.7182818) raised to the power of the floating point value in register A. The result is stored in register A.
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if reg[A] is +infinity or greater than 88, then the result is +infinity</li> </ul>

EXP10 Opcode:	The value 10 raised to a power	
Description:	<pre>reg[A] = exp10(reg[A]) Calculates the value of 10 raised to the power of the floating point value in register A. The resu stored in A.</pre>	
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if reg[A] is +infinity or greater than 38, then the result is +infinity</li> <li>if reg[A] is -infinity or less than -38, then the result is 0.0</li> </ul>	
<b>EXTLONG</b> Opcode:	Load value of external input counter E1	
Description:	reg[0] = external input count Load register 0 with the external input count.	
EXTSET Opcode:	Set value of external input counter E0	
Description:	external input count = reg[0] The external input count is set to the value in register 0.	
<b>EXTWAIT</b> Opcode:	Wait for next external input pulse E2	
Description:	Wait for the next external input to occur.	
FABS Opcode:	Floating point absolute value 3F	
Description:	reg[A] = I reg[A] I Sets the floating value in register A to the absolute value.	
Special Cases:	• if reg[A] is NaN, then the result is NaN	
FADD Opcode:	Floating point add21 nnwhere: nn is a register number	
Description:	reg[A] = reg[A] + reg[nn] The floating point value in register nn is added to the floating point value in register A and the result is stored in register A.	
Special Cases:	<ul> <li>if either value is NaN, then the result is NaN</li> <li>if one value is +infinity and the other is -infinity, then the result is NaN</li> <li>if one value is +infinity and the other is not -infinity, then the result is +infinity</li> <li>if one value is -infinity and the other is not +infinity, then the result is -infinity</li> </ul>	

FADD0 Opcode:	Floating point add register 0 2A	
Description:	reg[A] = reg[A] + reg[0] The floating point value in register 0 is added to the floating point value in register A and the resul is stored in register A.	
Special Cases:	<ul> <li>if either value is NaN, then the result is NaN</li> <li>if one value is +infinity and the other is -infinity, then the result is NaN</li> <li>if one value is +infinity and the other is not -infinity, then the result is +infinity</li> <li>if one value is -infinity and the other is not +infinity, then the result is -infinity</li> </ul>	
<b>FADDI</b> Opcode:	Floating point add immediate value33 bbwhere: bb is a signed byte value (-128 to 127)	
Description:	reg[A] = reg[A] + float(bb) The signed byte value is converted to floating point and added to the value in register A and the result is stored in register A.	
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if reg[A] is +infinity, then the result is +infinity</li> <li>if reg[A] is -infinity, then the result is -infinity</li> </ul>	
<b>FCALL</b> Opcode:	Call Flash memory user defined function7E fnwhere: fn is the function number	
Description:	The user defined function nn, stored in Flash memory, is executed. Up to 16 levels of nesting is supported for function calls. The uM-FPU IDE provides support for programming user defined functions in Flash memory using the serial debug monitor (see datasheet).	
Special Cases:	If the selected user function is not defined, register 0 is set to NaN, and execution continues.	
FCMP Opcode:	Floating point compare28 nnwhere: nn is a register number	
Description:	status = compare(reg[A] - reg[nn])Compares the floating point value in register A with the value in register nn and sets the interstatus byte. The status byte can be read with the READSTATUS instruction. It is set as followBit 7 6 5 4 3 2 1 0 $1 N S Z$ Bit 2 Not-a-NumberBit 1 SignBit 1 SignBit 0 ZeroSet if reg[A] = reg[nn]If neither Bit 0 or Bit 1 is set, reg[A] > reg[nn]	

FCMP0 Opcode:	Floating point compare register 0 31		
Description:	status = compare(reg[A] - reg[0])Compares the floating point value in register A with the value in register 0 and sets the internalstatus byte. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 7 6 5 4 3 2 1 0 $1 N S Z$ Bit 2 Not-a-NumberBit 1 SignSet if reg[A] < reg[0]		
FCMP2	Floating point compare		
Opcode:	3D nn mm where: nn and mm are register numbers		
Description:	status = compare(reg[nn] - reg[mm])Compares the floating point value in register nn with the value in register mm and sets the internal status byte. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 7 6 5 4 3 2 1 0 $1 N S Z$ Bit 2 Not-a-NumberBit 1 SignBit 1 SignSet if reg[mm] < reg[nn]		
FCMPI	Floating point compare immediate value		
Opcode:	3A bb where: bb is a signed byte value (-128 to 127)		
Description:	status = compare(reg[A] - float(bb))The signed byte value is converted to floating point and compared to the floating point value inregister A. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 76543210 $1 N S Z$ Bit 2Not-a-NumberSet if either value is not a valid numberBit 1SignSet if reg[A] < float(bb)		
FCNV	Floating point conversion		
Opcode:	56 bb where: bb is an unsigned byte value (0 to 255)		
Description:	<ul> <li>reg[A] = the converted value of reg[A]</li> <li>Convert the value in register A using the conversion specified by the byte bb and store the fresult in register A. The conversions are as follows:</li> <li>0 Fahrenheit to Celsius</li> <li>1 Celsius to Fahrenheit</li> <li>2 inches to millimeters</li> </ul>		

- 3 millimeters to inches
- 4 inches to centimeters
- 5 centimeters to inches
- 6 inches to meters
- 7 meters to inches
- 8 feet to meters
- 9 meters to feet
- 10 yards to meters
- 11 meters to yards
- 12 miles to kilometers
- 13 kilometers to miles
- 14 nautical miles to meters
- 15 meters to nautical miles
- 16 acres to meters<sup>2</sup>
- 17 meters  $^2$  to acres
- 18 ounces to grams
- 19 grams to ounces
- 20 pounds to kilograms
- 21 kilograms to pounds
- US gallons to liters
- 23 liters to US gallons
- 24 UK gallons to liters
- 25 liters to UK gallons
- 26 US fluid ounces to milliliters
- 27 milliliters to US fluid ounces
- 28 UK fluid ounces to milliliters
- 29 milliliters to UK fluid ounces
- 30 calories to Joules
- 31 Joules to calories
- 32 horsepower to watts
- 33 watts to horsepower
- 34 atmospheres to kilopascals
- 35 kilopascals to atmospheres
- 36 mmHg to kilopascals
- 37 kilopascals to mmHg
- 38 degrees to radians
- 39 radians to degrees

Special Cases: • if the byte value bb is greater than 39, the value of register A is unchanged.

FDIV	Floating point divide	
Opcode:	25 nn	where: nn is a register number
Description:	<pre>reg[A] = reg[A] / reg[nn] The floating point value in register A is divided by the floating point value in register nn and the result is stored in register A.</pre>	
Special Cases:	<ul><li> if either value is NaN, then the result is NaN</li><li> if both values are zero or both values are infinity, then the result is NaN</li></ul>	

	<ul> <li>if reg[nn] is zero and reg[A] is not zero, then the result is infinity</li> <li>if reg[nn] is infinity, then the result is zero</li> </ul>	
FDIV0 Opcode:	Floating point divide by register 0 2E	
Description:	reg[A] = reg[A] / reg[0] The floating point value in register A is divided by the floating point value in register 0 and the result is stored in register A.	
Special Cases:	<ul> <li>if either value is NaN, then the result is NaN</li> <li>if both values are zero or both values are infinity, then the result is NaN</li> <li>if reg[nn] is zero and reg[A] is not zero, then the result is infinity</li> <li>if reg[nn] is infinity, then the result is zero</li> </ul>	
<b>FDIVI</b> Opcode:	Floating point divide by immediate value37 bbwhere: bb is a signed byte value (-128 to 127)	
Description:	reg[A] = reg[A] / float(bb) The signed byte value is converted to floating point and the value in register A is divided by the converted value and the result is stored in register A.	
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if both values are zero, then the result is NaN</li> <li>if the value bb is zero and reg[A] is not zero, then the result is infinity</li> </ul>	
FDIVR Opcode:	Floating point divide (reversed)26 nnwhere: nn is a register number	
Description:	<pre>reg[A] = reg[nn] / reg[A] The floating point value in register nn is divided by the floating point value in register A and the result is stored in register A.</pre>	
Special Cases:	<ul> <li>if either value is NaN, then the result is NaN</li> <li>if both values are zero or both values are infinity, then the result is NaN</li> <li>if reg[A] is zero and reg[nn] is not zero, then the result is infinity</li> <li>if reg[A] is infinity, then the result is zero</li> </ul>	
FDIVR0 Opcode:	Floating point divide register 0 (reversed) 2F	
Description:	<b>reg[A] = reg[0] / reg[A]</b> The floating point value in register 0 is divided by the floating point value in register A and the result is stored in register A.	
Special Cases:	<ul> <li>if either value is NaN, then the result is NaN</li> <li>if both values are zero or both values are infinity, then the result is NaN</li> <li>if reg[A] is zero and reg[0] is not zero, then the result is infinity</li> <li>if reg[A] is infinity, then the result is zero</li> </ul>	

FDIVRI	Floating point divide by immediate value (reversed)		
Opcode:	38 bbwhere: bb is a signed byte value (-128 to 127)		
Description:	<b>reg[A] = float(bb) / reg[A]</b> The signed byte value is converted to floating point and divided by the value in register A. The result is stored in register A.		
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if both values are zero, then the result is NaN</li> <li>if the value reg[A] is zero and float(bb) is not zero, then the result is infinity</li> </ul>		
FET	East Fourier Transform		
Opcode:	6F bb where: bb specifies the type of operation		
Description:	The type of operation is specified as follows:		
Ĩ	0 first stage		
	1 next stage		
	2 next level		
	3 next block		
	+4 pre-processing bit reverse sort		
	+8 pre-processing for inverse FFT		
	+16 post-processing for inverse FFT		
	The data for the FFT instruction is stored in matrix A as a Nx2 matrix, where N must be a power of two. The data points are specified as complex numbers, with the real part stored in the first column and the imaginary part stored in the second column. If all data points can be stored in the matrix (maximum of 64 points if all 128 registers are used), the Fast Fourier Transform can be calculated with a single instruction. If more data points are required than will fit in the matrix, the calculation must be done in blocks. The algorithm iteratively writes the next block of data, executes the FFT instruction for the appropriate stage of the FFT calculation, and reads the data back to the microcontroller. This proceeds in stages until all data points have been processed. See application notes for more details.		
FINV Opcode:	Floating point inverse		
Description:	reg[A] = 1 / reg[A] The inverse of the floating point value in register A is stored in register A.		
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if reg[A] is zero, then the result is infinity</li> <li>if reg[A] is infinity, then the result is zero</li> </ul>		
<b>FIX</b> Opcode:	Convert floating point to long integer		
Description:	reg[A] = fix(reg[A]) Converts the floating point value in register A to a long integer value.		

Special Cases:	<ul> <li>if reg[A] is NaN, then the result is zero</li> <li>if reg[A] is +infinity or greater than the maximum signed long integer, then the result is the maximum signed long integer (decimal: 2147483647, hex: \$7FFFFFFF)</li> <li>if reg[A] is -infinity or less than the minimum signed long integer, then the result is the minimum signed long integer (decimal: -2147483648, hex: \$80000000)</li> </ul>	
FIXR Opcode:	Convert floating point to long integer with rounding	
Description:	reg[A] = fix(round(reg[A])) Converts the floating point value in register A to a long integer value with rounding.	
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is zero</li> <li>if reg[A] is +infinity or greater than the maximum signed long integer, then the result is the maximum signed long integer (decimal: 2147483647, hex: \$7FFFFFF)</li> <li>if reg[A] is -infinity or less than the minimum signed long integer, then the result is the minimum signed long integer (decimal: -2147483648, hex: \$80000000)</li> </ul>	
<b>FLOAT</b> Opcode:	Convert long integer to floating point	
Description:	<pre>reg[A] = float(reg[A]) Converts the long integer value in register A to a floating point value.</pre>	
FLOOR Opcode:	Floor 51	
Description:	reg[A] = floor(reg[A]) Calculates the floating point value equal to the nearest integer that is less than or equal to the floating point value in register A. The result is stored in register A.	
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if reg[A] is +infinity or -infinity, then the result is +infinity or -infinity</li> <li>if reg[A] is 0.0 or -0.0, then the result is 0.0 or -0.0</li> </ul>	
FMAC Opcode:	Multiply and add to accumulator57 nn mmwhere: nn and mm are a register numbers	
Description:	<pre>reg[A] = reg[A] + (reg[nn] * reg[mm]) The floating point value in register nn is multiplied by the value in register mm and the result is added to register A.</pre>	
Special Cases:	<ul> <li>if either value is NaN, or one value is zero and the other is infinity, then the result is NaN</li> <li>if either values is infinity and the other is nonzero, then the result is infinity</li> </ul>	
FMAX Opcode:	Floating point maximum55 nnwhere: nn is a register number	
Description:	reg[A] = max(reg[A], reg[nn]) The maximum floating point value of registers A and register nn is stored in register A.	

FMIN	Floating point minimum	
Opcode:	54 nn where: nn is a register number	
Description:	reg[A] = min(reg[A], reg[nn]) The minimum floating point value of registers A and register nn is stored in register A.	
Special Cases:	• if either value is NaN, then the result is NaN	
<b>FMOD</b> Opcode:	Floating point remainder50 nnwhere: nn is a register number	
Description:	reg[A] = remainder of reg[A] / (reg[nn] The floating point remainder of the floating point value in register A divided by register nn is stored in register A.	
FMSC	Multiply and subtract from accumulator	
Opcode:	58 nn mm where: nn and mm are a register numbers	
Description:	reg[A] = reg[A] - (reg[nn] * reg[mm]) The floating point value in register nn is multiplied by the value in register mm and the result is subtracted from register A.	
Special Cases:	<ul> <li>if either value is NaN, or one value is zero and the other is infinity, then the result is NaN</li> <li>if either values is infinity and the other is nonzero, then the result is infinity</li> </ul>	
FMUL Opcode:	Floating point multiply24 nnwhere: nn is a register number	
Description:	reg[A] = reg[A] * reg[nn] The floating point value in register A is multiplied by the value in register nn and the result is stored in register A.	
Special Cases:	<ul> <li>if either value is NaN, or one value is zero and the other is infinity, then the result is NaN</li> <li>if either values is infinity and the other is nonzero, then the result is infinity</li> </ul>	
FMUL0 Opcode:	Floating point multiply by register 0 2D	
Description:	<pre>reg[A] = reg[A] * reg[0] The floating point value in register 0 is multiplied by the value in register nn and the result is stored in register A.</pre>	
Special Cases:	<ul> <li>if either value is NaN, or one value is zero and the other is infinity, then the result is NaN</li> <li>if either values is infinity and the other is nonzero, then the result is infinity</li> </ul>	

Special Cases: • if either value is NaN, then the result is NaN

FMULI	Floating point multiply by immediate value		
Opcode:	36 bb where: bb is a signed byte value (-128 to 127)		
Description:	reg[A] = reg[A] * float[bb] The signed byte value is converted to floating point and the value in register A is multiplied by the converted value and the result is stored in reg[A].		
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if the signed byte is zero and reg[A] is infinity, then the result is NaN</li> </ul>		
FNEG Opcode:	Floating point negate 3E		
Description:	reg[A] = -reg[A] The negative of the floating point value in register A is stored in register A.		
Special Cases:	• if the value is NaN, then the result is NaN		
<b>FPOW</b> Opcode:	Floating point power27 nnwhere: nn is a register number		
Description:	reg[A] = reg[A] ** reg[nn] The floating point value in register A is raised to the power of the floating point value in register nn and stored in register A.		
Special Cases:	<ul> <li>if reg[nn] is 0.0 or -0.0, then the result is 1.0</li> <li>if reg[nn] is 1.0, then the result is the same as the A value</li> <li>if reg[n] is NaN, then the result is Nan</li> <li>if reg[A] is NaN and reg[nn] is nonzero, then the result is NaN</li> <li>if l reg[A]  &gt; 1 and reg[nn] is nonzero, then the result is +infinity</li> <li>if l reg[A]  &gt; 1 and reg[nn] is -infinite, then the result is +infinity</li> <li>if l reg[A]  &gt; 1 and reg[nn] is -infinite, then the result is +infinity</li> <li>if l reg[A]  &gt; 1 and reg[nn] is -infinite, then the result is -infinity</li> <li>if l reg[A]  &gt; 1 and reg[nn] is -infinite, then the result is 0.0</li> <li>if l reg[A]  &lt; 1 and reg[nn] is +infinite, then the result is 0.0</li> <li>if l reg[A]  &lt; 1 and reg[nn] is nonzero, then the result is NaN</li> <li>if reg[A] is 0.0 and reg[nn] &gt; 0, then the result is 0.0</li> <li>if reg[A] is -infinity and reg[nn] &gt; 0, then the result is 0.0</li> <li>if reg[A] is -infinity and reg[nn] &gt; 0, then the result is 0.0</li> <li>if reg[A] is -infinity and reg[nn] &gt; 0, then the result is 0.0</li> <li>if reg[A] is -infinity and reg[nn] &gt; 0, then the result is -0.0</li> <li>if reg[A] is -infinity and reg[nn] &gt; 0, then the result is +infinity</li> <li>if reg[A] is -infinity and reg[nn] &lt; 0 but not a finite odd integer, then the result is -0.0</li> <li>if reg[A] is -infinity and reg[nn] is a positive finite odd integer, then the result is -0.0</li> <li>if reg[A] is -infinity and reg[nn] is a negative finite odd integer, then the result is -0.0</li> <li>if reg[A] is -0.0 and reg[nn] &lt; 0 but not a finite odd integer, then the result is -0.0</li> <li>if reg[A] is -infinity and reg[nn] &gt; 0 but not a finite odd integer, then the result is -0.0</li> <li>if reg[A] is -0.0 and reg[nn] is a negative finite odd integer, then the result is -0.0</li> <li>if reg[A] is -0.0 and reg[nn] &gt; 0 but not a finite odd integer, then the result is -0.0</li> <li>if reg[A] is -0.0 and reg[nn] is a negative finite odd integer, then the result is -infinity</li> <li>if re</li></ul>		

	then the result is equal to   reg[A]   to the power of reg[nn] • if reg[A] < 0 and reg[nn] is a finite odd integer		
	then the result is equal to the negative of $ reg[A] $ to the power of $reg[nn]$		
	• if $reg[A] < 0$ and finite and $reg[nn]$ is finite and not an integer, then the result is NaN		
FPOW0	Floating point power by register 0		
Opcode:	30 nn where: nn is a register number		
Description:	reg[A] = reg[A] ** reg[0] The floating point value in register A is raised to the power of the floating point value in register 0 and stored in register A.		
Special Cases:	<ul> <li>if reg[0] is 0.0 or -0.0, then the result is 1.0</li> <li>if reg[0] is 1.0, then the result is the same as the A value</li> <li>if reg[0] is NaN, then the result is Nan</li> </ul>		
	• if reg[A] is NaN and reg[0] is nonzero, then the result is NaN		
	• If $ \operatorname{reg}[A]  > 1$ and $\operatorname{reg}[0]$ is +inimite, then the result is +inimity • if $ \operatorname{reg}[A]  < 1$ and $\operatorname{reg}[0]$ is infinite, then the result is +infinity		
	• if $ reg[A]  > 1$ and $reg[0]$ is -infinite, then the result is 0.0		
	• if $ reg[A]  < 1$ and $reg[0]$ is +infinite, then the result is 0.0		
	• if $ reg[A]  = 1$ and $reg[0]$ is infinite, then the result is NaN		
	• if $reg[A]$ is 0.0 and $reg[0] > 0$ , then the result is 0.0		
	• if $reg[A]$ is +infinity and $reg[0] < 0$ , then the result is 0.0		
	• if reg[A] is 0.0 and reg[0] < 0, then the result is +infinity		
	• if $reg[A]$ is +infinity and $reg[0] > 0$ , then the result is +infinity		
	• if $reg[A]$ is -0.0 and $reg[0] > 0$ but not a finite odd integer, then the result is 0.0		
	• if the reg[A] is -infinity and reg[0] < 0 but not a finite odd integer, then the result is $0.0$		
	• if reg[A] is -0.0 and the reg[0] is a positive finite odd integer, then the result is -0.0		
	• if reg[A] is -infinity and reg[0] is a negative finite odd integer, then the result is -0.0		
	• if $reg[A]$ is -0.0 and $reg[0] < 0$ but not a finite odd integer, then the result is +infinity		
	• if $reg[A]$ is -infinity and $reg[0] > 0$ but not a finite odd integer,		
	then the result is +infinity		
	• if reg[A] is -0.0 and reg[0] is a negative finite odd integer, then the result is –infinity		
	• If reg[A] is -infinity and reg[0] is a positive finite odd integer,		
	then the result is $-infinity$		
	• If $\operatorname{reg}[A] < 0$ and $\operatorname{reg}[0]$ is a limit even integer, then the result is equal to $ \operatorname{reg}[A] $ to the measure of $\operatorname{reg}[0]$		
	• if reg[A] $< 0$ and reg[0] is a finite odd integer		
	then the result is equal to the negative of $ reg[A] $ to the power of $reg[0]$		
	• if $reg[A] < 0$ and finite and $reg[0]$ is finite and not an integer, then the result is NaN		
FPOWI	Floating point power by immediate value		
Opcode:	39 bbwhere: bb is a signed byte value (-128 to 127)		
Description:	reg[A] = reg[A] ** float[bb]		

The signed byte value is converted to floating point and the value in register A is raised to the power of the converted value. The result is stored in register A.

Special Cases:	<ul> <li>if bb is 0, then the result is 1.0</li> <li>if bb is 1, then the result is the same as the A value</li> <li>if reg[A] is NaN and bb is nonzero, then the result is NaN</li> <li>if reg[A] is 0.0 and bb &gt; 0, then the result is 0.0</li> <li>if reg[A] is +infinity and bb &lt; 0, then the result is 0.0</li> <li>if reg[A] is 0.0 and bb &lt; 0, then the result is +infinity</li> <li>if reg[A] is -0.0 and bb &gt; 0 but not an odd integer, then the result is 0.0</li> <li>if reg[A] is -0.0 and bb &gt; 0 but not an odd integer, then the result is 0.0</li> <li>if reg[A] is -0.0 and bb &gt; 0 but not an odd integer, then the result is 0.0</li> <li>if reg[A] is -0.0 and bb &gt; 0 but not an odd integer, then the result is 0.0</li> <li>if reg[A] is -0.0 and bb &gt; 0 but not an odd integer, then the result is 0.0</li> <li>if reg[A] is -0.0 and bb is a positive odd integer, then the result is -0.0</li> <li>if reg[A] is -0.0 and bb is a negative odd integer, then the result is -0.0</li> <li>if reg[A] is -0.0 and bb &lt; 0 but not an odd integer, then the result is +infinity</li> <li>if reg[A] is -0.0 and bb &gt; 0 but not an odd integer, then the result is +infinity</li> <li>if reg[A] is -0.0 and bb is a negative odd integer, then the result is +infinity</li> <li>if reg[A] is -0.0 and bb &gt; 0 but not an odd integer, then the result is +infinity</li> <li>if reg[A] is -0.0 and bb &gt; 0 but not an odd integer, then the result is +infinity</li> <li>if reg[A] is -0.0 and bb is a negative odd integer, then the result is +infinity</li> <li>if reg[A] is -0.0 and bb is a positive odd integer, then the result is -infinity</li> <li>if reg[A] is -0.0 and bb is a positive odd integer, then the result is -infinity</li> <li>if reg[A] is -infinity and bb is a positive odd integer, then the result is -infinity</li> <li>if reg[A] &lt; 0 and bb is an even integer,</li> <li>then the result is equal to 1 reg[A] 1 to the power of bb</li> <li>if reg[A] &lt; 0 and bb is an odd integer,</li> <li>then the result is equal to the negative of 1 reg[A] 1 to the power of bb</li> </ul> <		
<b>FRAC</b> Opcode:			
Description:	Register A is loaded with the fractional part the floating point value in register A. The sign of the fraction is the same as the sign of the original value.		
Special Cases:	• if register A is NaN or infinity, then the result is NaN		
FREAD Opcode: Returns:	Read floating point value1A nnwhere: nn is a register numberb1, b2, b3, b4where: b1, b2, b3, b4 is floating point value (b1 is MSB)		
Description:	Return 32-bit value from reg[nn] The floating point value of register nn is returned. The four bytes of the 32-bit floating point value must be read immediately following this instruction. If the PIC data format has been selected (using the PICMODE instruction), the IEEE 754 format floating point value is converted to PIC format before being sent.		
FREAD0 Opcode: Returns:	Read floating point value from register 01Db1, b2, b3, b4where:b1, b2, b3, b4		
Description:	Return 32-bit value from reg[0] The floating point value from register 0 is returned. The four bytes of the 32-bit floating point value must be read immediately following this instruction. If the PIC data format has been selected (using the PICMODE instruction), the IEEE 754 format floating point value is converted to PIC format before being sent.		

FREADA	Read floating point value from register A				
Opcode: Returns:	1B b1, b2, b3, b4 where: b1, b2, b3, b4 is floating point value (b1 is MSB)				
Tecturing					
Description:	Return 32-bit value from reg[A] The floating point value of register A is returned. The four bytes of the 32-bit floating point value must be read immediately following this instruction. If the PIC data format has been selected (using the PICMODE instruction), the IEEE 754 format floating point value is converted to PIC format before being sent.				
FREADX Opcode:	Read floating point value from register X				
Returns:	b1, b2, b3, b4 where: b1, b2, b3, b4 is floating point value (b1 is MSB)				
Description:	Return 32-bit value from reg[X], $X = X + 1$ The floating point value from register X is returned, and X is incremented to the next register. The four bytes of the 32-bit floating point value must be read immediately following this instruction. If the PIC data format has been selected (using the PICMODE instruction), the IEEE 754 format floating point value is converted to PIC format before being sent.				
<b>FSET</b> Opcode:	Set register A20 nnwhere: nn is a register number				
Description:	reg[A] = reg[nn] Set register A to the value of register nn.				
<b>FSET0</b> Opcode: Description:	Set register A from register 0 29 reg[A] = reg[0] Set register A to the value of register 0.				
<b>FSETI</b> Opcode:	Set register from immediate value32 bbwhere: bb is a signed byte value (-128 to 127)				
Description:	<b>reg[A] = float(bb)</b> The signed byte value is converted to floating point and stored in register A.				
<b>FSPLIT</b> Opcode:	Split integer and fractional portions of floating point value 64				
Description:	reg[A] = integer portion of reg[A], reg[0] = fractional portion of reg[A] The integer portion of the original value in register A is stored in register A, and the fractional portion is stored in register 0. Both values are stored as floating point values.				
Special Cases:	• if the original value is NaN or Infinity, reg[A] is set to zero and reg[0] is set to NaN				

<b>FSTATUS</b> Opcode:	Get floating point status3B nnwhere: nn is a register number		
Description:	status = status(reg[nn])Set the internal status byte to the floating point status of the value in register nn. The status bytecan be read with the READSTATUS instruction. It is set as follows:Bit 7 6 5 4 3 2 1 0 $1 1$ $1$		
<b>FSTATUSA</b> Opcode:	Get floating point status of register A 3C		
Description:	status = status(reg[A])Set the internal status byte to the floating point status of the value in register A. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 7 6 5 4 3 2 1 0 $1 1 N S Z$ Bit 3 InfinityBit 2 Not-a-NumberBit 1 SignSet if the value is negativeBit 0 ZeroSet if the value is zero		
<b>FSUB</b> Opcode:	Floating point subtract         22 nn       where: nn is a register number		
Description:	reg[A] = reg[A] - reg[nn] The floating point value in register nn is subtracted from the floating point value in register A.		
Special Cases:	<ul> <li>if either value is NaN, then the result is NaN</li> <li>if both values are infinity and the same sign, then the result is NaN</li> <li>if reg[A] is +infinity and reg[nn] is not +infinity, then the result is +infinity</li> <li>if reg[A] is -infinity and reg[nn] is not -infinity, then the result is -infinity</li> <li>if reg[A] is not an infinity and reg[nn] is an infinity, then the result is an infinity of the opposite sign as reg[nn]</li> </ul>		
<b>FSUB0</b> Opcode:	Floating point subtract register 0 2B		
Description:	reg[A] = reg[A] - reg[0] The floating point value in register 0 is subtracted from the floating point value in register A.		
Special Cases:	<ul> <li>if either value is NaN, then the result is NaN</li> <li>if both values are infinity and the same sign, then the result is NaN</li> <li>if reg[A] is +infinity and reg[0] is not +infinity, then the result is +infinity</li> <li>if reg[A] is -infinity and reg[0] is not -infinity, then the result is -infinity</li> </ul>		

	• if reg[A] is not an infinity and reg[0] is an infinity, then the result is an infinity of the opposite sign as reg[0]			
FSUBI Opcode:	Floating point subtract immediate value34 bbwhere: bb is a signed byte value (-128 to 127)			
Description:	reg[A] = reg[A] - float[bb] The signed byte value is converted to floating point and subtracted from the value in register A.			
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if reg[A] is +infinity, then the result is +infinity</li> <li>if reg[A] is -infinity, then the result is -infinity</li> </ul>			
FSUBR Opcode:	Floating point subtract (reversed)         23 nn       where: nn is a register number			
Description:	<b>reg[A] = reg[nn] - reg[A]</b> The floating point value in register A is subtracted from the floating point value in register nn and the result is stored in register A.			
Special Cases:	<ul> <li>if either value is NaN, then the result is NaN</li> <li>if both values are infinity and the same sign, then the result is NaN</li> <li>if reg[nn] is +infinity and reg[A] is not +infinity, then the result is +infinity</li> <li>if reg[nn] is -infinity and reg[A] is not -infinity, then the result is -infinity</li> <li>if reg[nn] is not an infinity and reg[A] is an infinity, then the result is an infinity of the opposite sign as reg[A]</li> </ul>			
FSUBR0 Opcode:	Floating point subtract register 0 (reversed)			
Description:	reg[A] = reg[0] - reg[A] The floating point value in register A is subtracted from the floating point value in register 0 and the result is stored in register A.			
Special Cases:	<ul> <li>if either value is NaN, then the result is NaN</li> <li>if both values are infinity and the same sign, then the result is NaN</li> <li>if reg[nn] is +infinity and reg[0] is not +infinity, then the result is +infinity</li> <li>if reg[nn] is -infinity and reg[A] is not -infinity, then the result is -infinity</li> <li>if reg[nn] is not an infinity and reg[A] is an infinity, then the result is an infinity of the opposite sign as reg[A]</li> </ul>			
FSUBRI Opcode:	Floating point subtract immediate value (reversed)35 bbwhere: bb is a signed byte value (-128 to 127)			
Description:	reg[A] = float[bb] - reg[A] The signed byte value is converted to floating point and the value in reg[A] is subtracted from it and stored in reg[A].			
Special Cases:	<ul> <li>if reg[A] is NaN, then the result is NaN</li> <li>if reg[A] is +infinity, then the result is +infinity</li> </ul>			

	• if reg[A] is -infinity, the	n the resu	lt is -infinity		
FTABLE	Floating point reverse table lookup				
Opcode:	85 cc tc t1…tn	where:	cc is the test	condition	
			tc is the siz	e of the table	
			t1tn are 3	2-bit floating point values	
Description:	reg[0] = index of table e This instruction is only va performs a reverse table le the values in the table usin satisfies the test condition The index number for the	entry that alid in a u ookup on ng the tes is returne first table	t matches the ser-defined fu a floating poin t condition. The ed in register ( e entry is zero.	e test condition for reg[A] action in Flash memory or EEPROM m at value. The value in register A is comp at index number of the first table entry t b. If no entry is found, register 0 is unch	emory. It bared to hat anged.
FTOA	Convert floating point	t value t	o ASCII strir	g	
Opcode:	1F bb	where:	bb is the form	nat byte	
Description:	<ul> <li>The floating point value in register A is converted to an ASCII string and stored in the string buffer at the current selection point. The selection point is updated to point immediately after the inserted string, so multiple insertions can be appended. The byte immediately following the FTOA opcode is the format byte and determines the format of the converted value.</li> <li>If the format byte is zero, as many digits as necessary will be used to represent the number with up to eight significant digits. Very large or very small numbers are represented in exponential notation. The length of the displayed value is variable and can be from 3 to 12 characters in length. The spacial energy of NeN (Net a Number), unificity, infinity, and 0.0 are bandled. Examples of</li> </ul>				
	the ASCII strings produce	ed are as f	ollows:		
	1.0		NaN	0.0	
	10e20		Tnfinity	-0.0	
	3,1415927		-Infinity	1.0	
	-52.333334		-3.5e-5	0.01	
	If the format byte is non-zero, it is interpreted as a decimal number. The tens digit specifies the maximum length of the converted string, and the ones digit specifies the number of decimal points. The maximum number of digits for the formatted conversion is 9, and the maximum number of decimal points is 6. If the floating point value is too large for the format specified, asterisks will be stored. If the number of decimal points is zero, no decimal point will be displayed. Examples of the display format are as follows: (note: leading spaces are shown where applicable)				
	value in register A	For	mat byte		
	123.30/	61	(0.1)	123.0	
	123.30/	02	2 (0·2) 2 (4 2)	123.J/ * **	
	0.0000	42	2 (4•Z)	^ • ^ ^ 1	
	0 0000	20	(∠•∪) (3 1)	1 0	
	0 • 2 2 2 2 2	51	. (3•1)	1.0	

This instruction is usually followed by a READSTR instruction to read the string.

FWRITE	Write floating point value			
Opcode:	16 nn b1b4 where: nn is register number			
D	b1b4 is floating point value (b1 is MSB) reg[nn] = 32-bit floating point value The floating point value is stored in register nn. If the PIC data format has been selected (using the PICMODE instruction), the PIC format floating point value is converted to IEEE 754 format before being stored in the register.			
Description.				
FWRITE0 Opcode:	Write floating point value to register 019 b1b4where: b1b4 is floating point value (b1 is MSB)			
Description:	reg[0] = 32-bit floating point value The floating point value is stored in register A. If the PIC data format has been selected (using the PICMODE instruction), the PIC format floating point value is converted to IEEE 754 format befor being stored in register A.			
FWRITEA Opcode:	Write floating point value to register A17 b1b4where:b1b4b1b4			
Description:	reg[A] = 32-bit floating point value The floating point value is stored in register A. If the PIC data format has been selected (using the PICMODE instruction), the PIC format floating point value is converted to IEEE 754 format before being stored in register A.			
FWRITEX Opcode:	Write floating point value to register X18 b1b4where: b1b4 is floating point value (b1 is MSB)			
Description:	reg[A] = 32-bit floating point value, $X = X + 1$ The floating point value is stored in register X, and X is incremented to the next register. If the PIC data format has been selected (using the PICMODE instruction), the PIC format floating point value is converted to IEEE 754 format before being stored in register A.			
Special Cases:	• the X register will not increment past the maximum register value of 127			
GOTO	Computed GOTO			
Opcode:	89 nn where: nn is a register number			
Description:	This instruction is only valid in a user-defined function in Flash memory or EEPROM memory. Function execution will continue at the address determined by adding the register value to the current function address. If the register value is negative, or the new address is outside the address range of the function, a function return occurs.			
<b>IEEEMODE</b> Opcode:	Select IEEE floating point format F4			
Description:	Selects the IEEE 754 floating point format for the FREAD, FREADA, FREADX, FWRITE, FWRITEA, and FWRITEX instructions. This is the default mode on reset and only needs to be changed if the PICMODE instruction has been used.			

INDA	Select A using value in register			
Opcode:	7C nn where: nn is a register number			
Description:	A = reg[nn] Select register A using the value contained in register nn			
INDX	Select X using value in register			
Opcode:	7D nn where: nn is a register number			
Description:	X = reg[nn] Select register X using the value contained in register nn.			
JMP	Unconditional jump			
Opcode:	83 b1 b2where: b1,b2 is the function address			
Description:	This instruction is only valid in a user-defined function in Flash memory or EEPROM memory. Function execution will continue at the address specified. The BRA instruction can be used for addresses that are within -128 to 127 bytes of the current address. If the new address is outside the address range of the function, a function return occurs.			
JMP,cc	Conditional jump			
Opcode:	84 cc, bb where: cc is the test condition b1,b2 is the function address			
Description:	This instruction is only valid in a user-defined function in Flash memory or EEPROM memory. If the test condition is true, then function execution will continue at the address specified. The BRA instruction can be used for addresses that are within -128 to 127 bytes of the current address. If the new address is outside the address range of the function, a function return occurs.			
LABS Opcode:	Long Integer absolute value BC			
Description:	reg[A] = I reg[A] I, status = status(reg[A]) The absolute value of the long integer value in register A is stored in register A.			
LADD Opcode:	Long integer add9B nnwhere: nn is a register number			
Description:	reg[A] = reg[A] + reg[nn], status = status(reg[A]) The long integer value in register nn is added to register A.			
LADD0 Opcode:	Long integer add register 0 A6			
Description:	reg[A] = reg[A] + reg[0], status = status(reg[A]) The long integer value in register 0 is added to register A.			

LADDI Opcode:	Long integer add immediate valueAF bbwhere: bb is a signed byte value (-128 to 127)		
Description:	reg[A] = reg[A] + long(bb), status = status(reg[A]) The signed byte value is converted to a long integer and added to register A.		
LAND	Long integer AND		
Opcode:	C0 nn where: nn is a register number		
Description:	reg[A] = reg[A] AND reg[nn], status = status(reg[A]) The bitwise AND of the values in register A and register nn is stored in register A.		
<b>LCMP</b> Opcode:	Long integer compareA1 nnwhere: nn is a register number		
Description:	status = compare(reg[A] - reg[nn])Compares the signed long integer value in register A with the value in register nn and sets the internal status byte. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 7 6 5 4 3 2 1 0 1 S ZBit 1 SignBit 1 SignSet if reg[A] < reg[nn] Bit 0 ZeroSet if reg[A] = reg[nn] If neither Bit 0 or Bit 1 is set, reg[A] > reg[nn]		
LCMP0 Opcode:	Long integer compare register 0 AA		
Description:	status = compare(reg[A] - reg[0])Compares the signed long integer value in register A with the value in register 0 and sets the internal status byte. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 7 6 5 4 3 2 1 0 $1 S Z$ Bit 1 SignSet if reg[A] < reg[0] Bit 0 ZeroBit 1 SignSet if reg[A] = reg[0] If neither Bit 0 or Bit 1 is set, reg[A] > reg[0]		
LCMP2 Opcode:	Long integer compareB9 nn mmwhere: nn and mm are register numbers		
Description:	<pre>status = compare(reg[nn] - reg[mm]) Compares the signed long integer value in register nn with the value in register mm and sets the internal status byte. The status byte can be read with the READSTATUS instruction. It is set as follows: Bit 7 6 5 4 3 2 1 0 1 S Z Bit 1 Sign Set if reg[nn] &lt; reg[mm]</pre>		

	Bit 0ZeroSet if reg[nn] = reg[mm]If neither Bit 0 or Bit 1 is set, reg[nn] > reg[mm]		
LCMPI Opcode:	Long integer compare immediate valueB3 bbwhere: bb is a signed byte value (-128 to 127)		
Description:	status = compare(reg[A] - long(bb))The signed byte value is converted to long integer and compared to the signed long integer valuein register A. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 76543210 $1 S$ $2$ Bit 1SignSet if reg[A] < long(bb)		
LDEC Opcode:	Long integer decrement         BE nn       where: nn is a register number		
Description:	<pre>reg[nn] = reg[nn] - 1, status = status(reg[nn]) The long integer value in register nn is decremented by one. The long integer status is stored in the status byte.</pre>		
LDIV Opcode:	Long integer divideA0 nnwhere: nn is a register number		
Description:	regA] = reg[A] / reg[nn], reg[0] = remainder, status = status(reg[A]) The long integer value in register A is divided by the signed value in register nn, and the result is stored in register A. The remainder is stored in register 0.		
Special Cases:	• if reg[nn] is zero, the result is the largest positive long integer (\$7FFFFFFF)		
LDIV0 Opcode:	Long integer divide by register 0 A9		
Description:	reg[A] = reg[A] / reg[0], reg[0] = remainder, status = status(reg[A]) The long integer value in register A is divided by the signed value in register 0, and the result is stored in register A. The remainder is stored in register 0.		
Special Cases:	• if reg[0] is zero, the result is the largest positive long integer (\$7FFFFFFF)		
LDIVI Opcode:	Long integer divide by immediate valueB2 bbwhere: bb is a signed byte value (-128 to 127)		
Description:	reg[A] = reg[A] / long(bb), reg[0] = remainder, status = status(reg[A]) The signed byte value is converted to a long integer and register A is divided by the converted value. The result is stored in register A. The remainder is stored in register 0.		
Special Cases:	• if the signed byte value is zero, the result is the largest positive long integer (\$7FFFFFFF)		

<b>LEFT</b> Opcode:	Left Parenthesis(modified V3.1)14		
Description:	The LEFT instruction saves the current register A selection, allocates the next temporary register sets the value of the temporary register to the current register A value, then selects the temporary register as register A. The RIGHT instruction is used to restore previous values. When used together, these instruction are like parentheses in an equation, and can be used to allocate temporary registers, and change the order of a calculation. Parentheses can be nested up to eight levels.		
Special Cases:	• If the maximum number of temporary register is exceeded, the value of register A is set to NaN (\$7FFFFFFF).		
LINC	Long integer increment		
Opcode:	BD nn where: nn is a register number		
Description:	<pre>reg[nn] = reg[nn] + 1, status = status(reg[nn]) The long integer value in register nn is incremented by one. The long integer status is stored in the status byte.</pre>		
LMAX Opcode:	Floating point maximumC5 nnwhere: nn is a register number		
Description:	reg[A] = max(reg[A], reg[nn]), status = status(reg[A]) The maximum signed long integer value of registers A and register nn is stored in register A.		
Special Cases:	• if either value is NaN, then the result is NaN		
LMIN Opcode:	Floating point minimumC4 nnwhere: nn is a register number		
Description:	reg[A] = min(reg[A], reg[nn]), status = status(reg[A]) The minimum signed long integer value of registers A and register nn is stored in register A.		
Special Cases:	• if either value is NaN, then the result is NaN		
<b>LMUL</b> Opcode:	Long integer multiply9F nnwhere: nn is a register number		
Description:	reg[A] = reg[A] * reg[nn], status = status(reg[A]) The long integer value in register A is multiplied by register nn and the result is stored in register A.		
LMUL0 Opcode:	Long integer multiply by register 0 A8		
Description:	reg[A] = reg[A] * reg[0], status = status(reg[A]) The long integer value in register A is multiplied by register 0 and the result is stored in register A.		

LMULI Opcode:	Long integer multiply by immediate valueB1 bbwhere: bb is a signed byte value (-128 to 127)		
Description:	reg[A] = reg[A] * long(bb), status = status(reg[A]) The signed byte value is converted to a long integer and the long integer value in register A is multiplied by the converted value. The result is stored in register A.		
LNEG Opcode:	Long integer negate BB		
Description:	reg[A] = -reg[A], status = status(reg[A]) The negative of the long integer value in register A is stored in register A.		
<b>LNOT</b> Opcode:	A = NOT A BF		
Description:	reg[A] = NOT reg[A], status = status(reg[A]) The bitwise complement of the value in register A is stored in register A.		
<b>LOAD</b> Opcode:	reg[0] = reg[nn]0A nnwhere: nn is a register number		
Description:	reg[0] = reg[nn] Load register 0 with the value in register nn.		
<b>LOADA</b> Opcode:	Load register 0 with the value of register A		
Description:	reg[0] = reg[A] Load register 0 with the value of register A.		
LOADBYTE Opcode:	Load register 0 with 8-bit signed value59 bbwhere: bb is a signed byte value (-128 to 127)		
Description:	reg[0] = float(signed bb) Loads register 0 with the 8-bit signed integer value converted to floating point value.		
LOADCON Opcode:	Load register 0 with floating point constant5F bbwhere: bb selects the constant		
Description:	This instruction is defined for version 3.0.0 to V3.1.3 of the uM-FPU V3 chip, but will be removed in future versions. Use of this instruction is not recommended. Constant values can easily be loaded using the FWRITE0 instruction.		
	reg[0] = constant[bb]Loads register 0 with the floating point constant specified by bb as follows:01.0 $10^0$ 110.0 $10^1$ 2100.0 $10^2$ 31000.0 $10^3$		

4	10000.0	$10^{4}$
5	100000.0	10 <sup>5</sup>
6	1000000.0	10 <sup>6</sup>
7	10000000.0	10 <sup>7</sup>
8	100000000.0	10 <sup>8</sup>
9	100000000.0	10 <sup>9</sup>
10	$\approx 3.4028235 \times 10^{38}$	largest positive finite 32-bit floating point value
11	$\approx 1.4012985 \times 10^{-45}$	smallest positive non-zero 32-bit floating point value
12	299792458.0	speed of light in vacuum (m/s)
13	6.6742e-11	Newtonian constant of gravitation (m <sup>3</sup> /kg*s <sup>2</sup> )
14	9.80665	acceleration of gravity
15	9.1093826e-31	electron mass (kg)
16	1.67262171e-27	proton mass (kg)
17	1.67492728e-27	neutron mass (kg)
18	6.0221415e23	Avogadro constant (/mol)
19	1.60217653e-19	elementary charge, electron volt
20	101.325	standard atmosphere (kPa)

Special Cases: • if the byte value bb is greater than 20, register A is set to NaN.

<b>LOADE</b> Opcode:	Load register 0 with floating point value of e (2.7182818) 5D reg[0] = 2.7182818 Loads register 0 with the floating point value of e (2.7182818).		
Description:			
LOADIND	Load Indirect		
Opcode:	7A nn where: nn is a register number		
Description:	reg[0] = reg[reg[nn]] Load register 0 with the value of the register number contained in register nn. The value in register nn is assumed to be a long integer value.		
Special Cases:	If the value in register $nn > 127$ , register 127 is used.		
<b>LOADMA</b> Opcode:	Load register 0 with the value from matrix A68 bb bbwhere:bb, bbbb, bbwhere:bb, bbselects the row, column of matrix A		
Description:	reg[0] = matrix A [bb, bb] Load register 0 with a value from matrix A.		
Special Cases:	If the row or column is out of range, NaN is returned.		
LOADMB	Load register 0 with the value from matrix A		
Opcode:	69 bb bb where: bb, bb selects the row, column of matrix B		
Description:	reg[0] = matrix B [bb, bb] Load register 0 with a value from matrix B.		

LOADMC Opcode:	Load register 0 with the value from matrix A6A bb bbwhere: bb, bb selects the row, column of matrix C		
Description:	reg[0] = matrix C [bb, bb] Load register 0 with a value from matrix C.		
Special Cases:	If the row or column is out of range, NaN is returned.		
LOADPI Opcode:	Load register 0 with value of Pi 5E		
Description:	reg[0] = 3.1415927 Loads register 0 with the floating point value of pi (3.1415927).		
LOADUBYTE Opcode:	Load register 0 with 8-bit unsigned value5A bbwhere:bb is an unsigned byte value (0 to 255)		
Description:	reg[0] = float(unsigned bb) The 8-bit unsigned value is converted to floating point and stored in register 0.		
LOADUWORD Opcode:	Load register 0 with 16-bit unsigned value5C b1,b2where: b1,b2 is an unsigned word value (0 to 65535)		
Description:	reg[0] = float(unsigned (b1*256 + b2)) The 16-bit unsigned value is converted to floating point and stored in register 0.		
<b>LOADWORD</b> Opcode:	Load register 0 with 16-bit signed value5B b1,b2where: b1,b2 is a signed word value (-32768 to 32767)		
Description:	reg[0] = float (signed(b1*256 + b2)) The 16-bit signed value is converted to floating point and stored in register 0.		
LOADX Opcode:	Load register 0 with the value of register X		
Description:	reg[0] = reg[X], $X = X + 1$ Load register 0 with the value of register X, and increment X to select the next register in sequence.		
Special Cases:	• the X register will not increment past the maximum register value of 127		
LOG Opcode:	Logarithm (base e) 43		
Description:	<pre>reg[A] = log(reg[A]) Calculates the natural log of the floating point value in register A. The result is stored in register A. The number e (2.7182818) is the base of the natural system of logarithms.</pre>		

Special Cases: If the row or column is out of range, NaN is returned.

Special Cases:	<ul> <li>if the value is NaN or less than zero, then the result is NaN</li> <li>if the value is +infinity, then the result is +infinity</li> <li>if the value is 0.0 or -0.0, then the result is -infinity</li> </ul>		
LOG10 Opcode:	Logarithm (base 10) 44		
Description:	reg[A] = log10(reg[A]) Calculates the base 10 logarithm of the floating point value in register A. The result is stored in register A.		
Special Cases:	<ul> <li>if the value is NaN or less than zero, then the result is NaN</li> <li>if the value is +infinity, then the result is +infinity</li> <li>if the value is 0.0 or -0.0, then the result is -infinity</li> </ul>		
LONGBYTE Opcode:	Load register 0 with 8-bit signed valueC6 bbwhere: bb is a signed byte value (-128 to 127)		
Description:	reg[0] = long(signed (bb)), status = status(reg[0]) The 8-bit signed value is converted to a long integer and stored in register 0.		
LONGUBYTE Opcode:	Load register 0 with 8-bit unsigned valueC7 bbwhere: bb is an unsigned byte value (0 to 255)		
Description:	reg[0] = long(unsigned (bb)), status = status(reg[0]) The 8-bit unsigned value is converted to a long integer and stored in register 0.		
LONGUWORD Opcode:	Load register 0 with 16-bit unsigned valueC9 b1,b2where: b1,b2 is an unsigned word value (0 to 65535)		
Description:	reg[0] = long(unsigned (b1*256 + b2)), status = status(reg[0]) The 16-bit unsigned value is converted to a long integer and stored in register 0.		
LONGWORD Opcode:	Load register 0 with 16-bit signed valueC8 b1,b2where: b1,b2 is a signed word value (-32768 to 32767)		
Description:	reg[0] = long(signed (b1*256 + b2)), status = status(reg[0]) The 16-bit signed value is converted to a long integer and stored in register 0.		
LOR Opcode:	Long integer ORC1 nnwhere: nn is a register number		
Description:	reg[A] = reg[A] OR reg[nn], status = status(reg[A]) The bitwise OR of the values in register A and register nn is stored in register A.		
LREAD Opcode: Returns:	Read long integer value94 nnwhere:nn is a register numberb1, b2, b3, b4where:b1, b2, b3, b4 is floating point value (b1 is MSB)		
Description:	Return 32-bit value from reginn]		

	must be read immediately following this instruction.				
LREAD0 Opcode:	Read long integer value from register 0				
Returns:	b1, b2, b3, b4 where: b1, b2, b3, b4 is floating point value (b1 is MSB)				
Description:	Return 32-bit value from reg[0] The long integer value of register 0 is returned. The four bytes of the 32-bit floating point value must be read immediately following this instruction.				
LREADA Opcode:	Read long integer value from register A				
Returns:	b1, b2, b3, b4 where: b1, b2, b3, b4 is floating point value (b1 is MSB)				
Description:	Return 32-bit value from reg[A], status = status(reg[A]) The long integer value of register A is returned. The four bytes of the 32-bit floating point value must be read immediately following this instruction.				
	Read the lower 8-bits of register A				
Returns:	bb where: bb is 8-bit value				
Description:	Return 8-bit value from reg[A] Returns the lower 8 bits of register A. The byte containing the 8-bit long integer value must be read immediately following the instruction.				
LREADWORD Opcode:	Read the lower 16-bits of register A				
Returns:	b1, b2 where: b1, b2 is 16-bit value (b1 is MSB)				
Description:	Return 16-bit value from reg[A] Returns the lower 16 bits of register A. The two bytes containing the 16-bit long integer value must be read immediately following this instruction.				
LREADX	Read long integer value from register X				
Returns:	b1, b2, b3, b4 where: b1, b2, b3, b4 is floating point value (b1 is MSB)				
Description:	Return 32-bit value from reg[X], $X = X + 1$ The long integer value from register X is returned, and X is incremented to the next register. The four bytes of the 32-bit floating point value must be read immediately following this instruction.				
LSET	Set register A				
Opcode:	9C nn where: nn is a register number				
Description:	reg[A] = reg[nn], status = status(reg[A]) Set register A to the value of register nn.				

<b>LSET0</b> Opcode: Description:	Set register A from register 0 A5 reg[A] = reg[0], status = status(reg[A]) Set register A to the value of register 0.		
<b>LSETI</b> Opcode:	Set register from immediate valueAE bbwhere: bb is a signed byte value (-128 to 127)		
Description:	iption: reg[A] = long(bb), status = status(reg[A]) The signed byte value is converted to a long integer and stored in register A.		
LSHIFT Opcode:	A = A shifted by B bit positionsC3 nnwhere: nn is a register number		
Description:	<pre>if reg[nn] &gt; 0, then reg[A] = reg[A] shifted left by bb bits if reg[nn]&lt; 0, then reg[A] = reg[A] shifted right by bb bits status = status(reg[nn]) The value in register A is shifted by the number of bit positions specified by the long integer value in register nn. Register A is shifted left if the value in register nn is positive, and right if the value is negative.</pre>		
Special Cases:	<ul> <li>if reg[nn] = 0, no shift occurs</li> <li>if reg[nn] &gt; 32 or reg[nn] &lt; -32, then reg[A] = 0</li> </ul>		
<b>LSTATUS</b> Opcode:	Get long integer statusB7 nnwhere: nn is a register number		
Description:	status (reg[nn])Set the internal status byte to the long integer status of the value in register nn. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 76543210 $1 S$ ZBit 1SignSet if the value is negative Bit 0ZeroSet if the value is zero		
<b>LSTATUSA</b> Opcode:	Get long integer status of register A B8		
Description:	status (reg[A])Set the internal status byte to the long integer status of the value in register A. The status byte canbe read with the READSTATUS instruction. It is set as follows:Bit 76543210 $1 S$ $2$ Bit 1SignSet if the value is negativeBit 0ZeroSet if the value is zero		

<b>LSUB</b> Opcode:	Long integer subtract 9E nn where: nn is a register number		
Description:	reg[A] = reg[A] - reg[nn], status = status(reg[A]) The long integer value in register nn is subtracted from register A.		
LSUB0 Opcode:	Long integer subtract register 0 A7		
Description:	reg[A] = reg[A] - reg[0], status = status(reg[A]) The long integer value in register 0 is subtracted from register A.		
LSUBI Opcode:	Long integer subtract immediate valueB0 bbwhere: bb is a signed byte value (-128 to 127)		
Description:	reg[A] = reg[A] - long(bb), status = status(reg[A]) The signed byte value is converted to a long integer and subtracted from register A.		
LTABLE Opcode:	Long integer reverse table lookup 87 cc tc t1tn where: cc is the test condition tc is the size of the table t1tn are 32-bit long integer values		
Description:	reg[0] = index of table entry that matches the test condition for reg[A] This instruction is only valid in a user-defined function in Flash memory or EEPROM memory. It performs a reverse table lookup on a long integer value. The value in register A is compared to the values in the table using the specified test condition. The index number of the first table entry that satisfied the test condition is returned in register 0. If no entry is found, register 0 is unchanged. The index number for the first table entry is zero.		
LTOA Opcode:	Convert long integer value to ASCII string and store in string buffer9B bbwhere: bb is the format byte		
Description:	stringbuffer = converted string, status = status(reg[A]) The long integer value in register A is converted to an ASCII string and stored in the string buffer at the current selection point. The selection point is updated to point immediately after the inserted string, so multiple insertions can be appended. The byte immediately following the LTOA opcode is the format byte and determines the format of the converted value.		
	If the format byte is zero, the length of the converted string is variable and can range from 1 to 11 characters in length. Examples of the converted string are as follows: 1 500000 -3598390		
	If the format byte is non-zero, it is interpreted as a decimal number. A value between 0 and 15 specifies the length of the converted string. The converted string is right justified. If 100 is added to the format value the value is converted as an unsigned long integer, otherwise it is converted as an signed long integer. If the value is larger than the specified width, asterisks are stored. If the length is specified as zero, the string will be as long as necessary to represent the number.		

	Examples of the converted string are as follows: (note: leading spaces are shown where applicable)		
	Value in register A         -1       10         -1       110         -1       4         -1       104         0       4         0       0         1000       6	Format byte (signed 10) (unsigned 10) (signed 4) (unsigned 4) (signed 4) (unformatted) (signed 6)	Display format -1 4294967295 -1 **** 0 0 1000
	The maximum length of the instruction to read the strip	he string is 15. This instruction ng.	is usually followed by a READSTR
LTST Opcode:	Long integer bit test	where: nn is a register numb	er
Description:	status = status(reg[A] A Sets the internal status byt register nn. The values of with the READSTATUS in Bit 7 6 5 4 3 2 1 Bit 1 Sign Bit 0 Zero	ND reg[nn]) te based on the result of a bitwis register A and register nn are r astruction. It is set as follows: 1 0 S Z Set if the MSB of the resu Set the result is zero	se AND of the values in register A and not changed. The status byte can be read lt is set
LTST0 Opcode:	Long integer bit test re AD	egister 0	
Description:	status = status(reg[A] A Sets the internal status byt register 0. The values of re the READSTATUS instruct Bit 7 6 5 4 3 2 1 Bit 1 Sign Bit 0 Zero	ND reg[0]) te based on the result of a bitwis egister A and register 0 are not of tion. It is set as follows: 1  0 $\overline{S}  \overline{Z}$ Set if the MSB of the result is Set the result is zero	se AND of the value in register A and changed. The status byte can be read with set
LTSTI Opcode:	Long integer bit test u B6 bb	using immediate value where: bb is a signed byte value	alue (0 to 255)
Description:	status = status(reg[A] A The unsigned byte value is result of a bitwise AND of changed. The status byte of Bit 7 6 5 4 3 2 1 Bit 0 Zero	ND long(bb)) s converted to long integer and the converted value and registe can be read with the READSTAT 1 0 - Z Set if the result is zero	the internal status byte is set based on the r A. The value of register A is not rUS instruction. It is set as follows:

LUCMP	Unsigned long integer compare		
Opcode:	A3 nn where: nn is a register number		
Description:	status = compare(reg[A] - reg[nn])Compares the unsigned long integer value in register A with register nn and sets the internal statusbyte. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 76543210 $1 S$ ZBit 1SignSet if reg[A] < reg[nn]		
<b>LUCMP0</b> Opcode:	Unsigned long integer compare register 0 AC		
Description:	status = compare(reg[A] - reg[0])Compares the unsigned long integer value in register A with register 0 and sets the internal statusbyte. The status byte can be read with the READSTATUS instruction. It is set as follows:Bit 7 6 5 4 3 2 1 0 $1 S Z$ Bit 1 SignBit 0 ZeroSet if reg[A] < reg[0]		
LUCMP2 Opcode:	Unsigned long integer compareBA nn mmwhere: nn and mm are register numbers		
Description:	status = compare(reg[nn] - reg[mm])Compares the signed long integer value in register nn with the signed long integer value inregister mm and sets the internal status byte. The status byte can be read with the READSTATUSinstruction. It is set as follows:Bit 7 6 5 4 3 2 1 0 $\boxed{1 S Z}$ Bit 1 SignBit 2 Set if reg[nn] < reg[mm]		
<b>LUCMPI</b> Opcode:	Unsigned long integer compare immediate valueB5 bbwhere: bb is an unsigned byte value (0 to 255)		
Description:	status = compare(reg[A] - long(bb))The unsigned byte value is converted to long integer and compared to register A. The status bytecan be read with the READSTATUS instruction. It is set as follows:Bit 76543210 $\boxed{1 S Z}$ Bit 1SignSet if reg[A] < long(bb)		

If neither Bit 0 or Bit 1 is set, $reg[A] > lot$	ong(bb)
--	---------

LUDIV Opcode:	<b>Unsigned long integer divide</b> A2 nn where: nn is a register number				
Description:	reg[A] = reg[A] / reg[nn], reg[0] = remainder, status = status(reg[A]) The unsigned long integer value in register A is divided by register nn, and the result is stored in register A. The remainder is stored in register 0.				
Special Cases:	• if register nn is zero, the result is the largest unsigned long integer (\$FFFFFFFF)				
LUDIV0 Opcode:	Unsigned long integer divide by register 0 AB				
Description:	reg[A] = reg[A] / reg[0], reg[0] = remainder, status = status(reg[A]) The unsigned long integer value in register A is divided by the signed value in register 0, and the result is stored in register A. The remainder is stored in register 0.				
Special Cases:	• if register 0 is zero, the result is the largest unsigned long integer (\$FFFFFFFF)				
LUDIVI Opcode:	Unsigned long integer divide by immediate valueB4bbwhere: bb is a signed byte value (0 to 255)				
Description:	<pre>reg[A] = reg[A] / long(bb) , reg[0] = remainder, status = status(reg[A]) The unsigned byte value is converted to a long integer and register A is divided by the converted value. The result is stored in register A. The remainder is stored in register 0.</pre>				
Special Cases:	• if the signed byte value is zero, the result is the largest unsigned long integer (\$FFFFFFFF)				
<b>LWRITE</b> Opcode:	Write long integer value 90 nn b1, b2, b3, b4 where: nn is register number b1, b2, b3, b4 is long integer value (b1 is MSP)				
Description:	reg[nn] = 32-bit long integer value, status = status(reg[nn]) The long integer value is stored in register nn.				
LWRITE0 Opcode:	Write long integer value to register093 b1,b2,b3,b4where:b1,b2,b3,b4				
Description:	reg[0] = 32-bit long integer value, status = status(reg[0]) The long integer value is stored in register 0.				
LWRITEA Opcode:	Write long integer value to register A91 b1,b2,b3,b4where:b1,b2,b3,b4				
Description:	reg[A] = 32-bit long integer value, status = status(reg[A]) The long integer value is stored in register A.				
LWRITEX Opcode:	Write long integer value to register X92 b1, b2, b3, b4where:b1, b2, b3, b4				

Description:	reg[X] = 32-bit long integer value, status = status( $reg[X]$ ), $X = X + 1The long integer value is stored in register X, and X is incremented to the next register.$				
LXOR Opcode:	Long integer XORC2 nnwhere: nn is a register number				
Description:	reg[A] = reg[A] XOR reg[nn], status = status(reg[A]) The bitwise XOR of the values in register A and register nn is stored in register A.				
MOP Opcode:	Matrix Operation6E bbwhere:6E bb ic, i1inic is the operation codeic is the index counti1in are the index values				
Description:	The operation code nn selects one of the following operations:0Scalar Set. Each element: $MA[r,c] = reg[0]$ 1Scalar Set. Each element: $MA[r,c] = mA[r,c] + reg[0]$ 2Scalar Subtract. For each element: $MA[r,c] = MA[r,c] + reg[0]$ 3Scalar Subtract (reverse). For each element: $MA[r,c] = reg[0] - MA[r,c]$ 4Scalar Divide. For each element: $MA[r,c] = MA[r,c] / reg[0]$ 5Scalar Divide. For each element: $MA[r,c] = MA[r,c] / reg[0]$ 6Scalar Divide (reverse). For each element: $MA[r,c] = reg[0] / MA[r,c]$ 7Scalar Power. For each element: $MA[r,c] = MA[r,c] / reg[0]$ 8Element-wise Set. Each element: $MA[r,c] = MA[r,c] + mB[r,c]$ 9Element-wise Subtract. For each element: $MA[r,c] = MA[r,c] + MB[r,c]$ 10Element-wise Subtract. For each element: $MA[r,c] = MA[r,c] + MB[r,c]$ 11Element-wise Subtract (reverse). For each element: $MA[r,c] = MA[r,c] + MB[r,c]$ 13Element-wise Divide. For each element: $MA[r,c] = MA[r,c] + MB[r,c]$ 14Element-wise Divide. For each element: $MA[r,c] = MA[r,c] + MB[r,c]$ 15Element-wise Divide (reverse). For each element: $MA[r,c] = MA[r,c] + MB[r,c]$ 16Matrix Multiply. Calculate: MA = MB * MC17Identity matrix. Set: MA = identity matrix18Diagonal matrix. Set: MA = diagonal matrix (reg[0] value stored on diagonal)19Transpose. Set: MA = transpose MB20Count. Set: reg[0] = awarage of all elements in MA21Sum. Set: reg[0] = maximum of all elements in MA23Minimum. Set: reg[0] = maximum of all elements in MA <t< td=""></t<>				

	<ul> <li>Indexed Load Registers to Matrix B : MOP,34,ic,i1in</li> <li>Indexed Load Registers to Matrix C : MOP,35,ic,i1in</li> <li>Indexed Load Matrix B to Matrix A: MOP,36,ic,i1in</li> <li>Indexed Load Matrix C to Matrix A: MOP,37,ic,i1in</li> <li>Indexed Save Matrix A to Register: MOP,38,ic,i1in</li> <li>Indexed Save Matrix A to Matrix B: MOP,39,ic,i1in</li> <li>Indexed Save Matrix A to Matrix C: MOP,40,ic,i1in</li> <li>The Indexed Load Registers operations take a list of register numbers and sequentially copy the indexed register values to the matrix specified. The Indexed Load Matrix A. The Indexed Save operations take a list of register numbers and sequentially copy the values from</li> </ul>		
	matrix A to registers, matrix B, or matrix C. These operations can be used to quickly load matrices and save results, or to extract and save matrix subsets.		
Special Cases:	<ul> <li>Indexed Load Register: register 0 is cleared to zero before the indexed values are copied, to provide an easy way to load zero values to a matrix.</li> <li>Indexed Load Register: if index is negative, the absolute value is used as an index, and the negative of the indexed value is copied.</li> <li>Indexed Load Matrix: an index of 0x80 is used to copy the negative of the value at index 0.</li> <li>Indexed Save Matrix: if index value is negative, the matrix A value for that index position is not stored.</li> </ul>		
NOP Opcode:	No operation		
Description:	No operation.		
<b>PICMODE</b> Opcode:	Select PIC floating point format F5		
Description:	Selects the alternate PIC floating point mode using by many PIC compilers. All internal data on the uM-FPU is stored in IEEE 754 format, but when the uM-FPU is in PIC mode an automatic conversion is done by the FREAD, FREADA, FREADX, FWRITE, FWRITEA, and FWRITEX instructions so the PIC program can use floating point data in the alternate format. Normally this instruction would be issued immediately after the reset as part of the initialization code. The IEEEMODE instruction can be used to revert to standard IEEE 754 floating point mode.		
POLY Opcode:	A = nth order polynomial88 tc t1tnwhere:tc is the number of coefficient valuest1tn are 32-bit floating point values		
Description:	reg[A] = result of nth order polynomial calculation This instruction is only valid in a user-defined function in Flash memory or EEPROM memory. The value of the specified polynomial is calculated and stored in register A. The general form of the polynomial is: $y = A_0 + A_1 x^1 + A_2 x^2 + A_n x^n$		

The value of x is the initial value of register A. An n<sup>th</sup> order polynomial will have n+1 coefficients

	stored in the table. The coefficient values $A_0, A_1, A_2,$ are stored as a series of 32-bit floating point values (4 bytes) stored in order from $A_n$ to $A_0$ . If a given term in the polynomial is not needed, a zero must be is stored for that value.			
Example:	The polynomial	3x + 5 would be	represented as follows:	
	88 02 40 AC	00 00 40 4	0 00 00	
	Where: 88 02 40 40	40 00 00 A0 00 00	opcode size of the table (order of the polynomial + 1) floating point constant 3.0 floating point constant 5.0	
RADIANS Opcode:	Convert degrees to radians 4F			
Description:	reg[A] = radians(reg[A]) The floating point value in register A is converted from degrees to radians and the result is stored in register A.			
Special Cases:	• if the value is NaN, then the result is NaN			
<b>RDBLK</b> Opcode:	Read multiple 32-bit point values(new V3.171 tcwhere: tc is the number of 32-bit values to read		alues (new V3.1) : tc is the number of 32-bit values to read	
Description:	Return tc 32-bit values from reg[X], $X = X+1$ This instruction is used to read multiple 32-bit values from the uM-FPU registers. The byte immediately following the opcode is the transfer count, and bits 6:0 specify the number of 32-bit values that follow (a value of zero specifies a transfer count of 128). If bit 7 of the transfer count is set, the bytes are reversed for each 32-bit value that follows. This allows for efficient data transfers when the native storage format of the microcontroller is the reverse of the uM-FPU format. The X register specifies the register to read from, and it is incremented after each 32-bit value is read.			
Special Cases:	<ul><li> the X register will not increment past the maximum register value of 127</li><li> if PICMODE is enabled, the 32-bit values are assumed to be floating point values</li></ul>			
<b>READSEL</b> Opcode: Returns:	Read string selection         EC         aa00       where: aa00 is a zero-terminated string			
Description:	Returns the current string selection. Data bytes must be read immediately following this instruction and continue until a zero byte is read. This instruction is typically used after STRSEL or STRFIELD instructions.			
READSTATUS	Return the las	st status byte		
Opcode: Returns:	r1 SS	where	: <b>ss</b> is the status byte	
Description:	The 8-bit internal status byte is returned.			

<b>READSTR</b> Opcode:	Read string F2			
Returns:	aa00 where: aa00 is a zero-terminated string			
Description:	Returns the zero terminated string in the string buffer. Data bytes must be read immediately following this instruction and continue until a zero byte is read. This instruction is used after instructions that load the string buffer (e.g. FTOA, LTOA, VERSION). On completion of the READSTR instruction the string selection is set to select the entire string.			
READVAR Opcode:	Read internal variable(modified V3.1)FC bbwhere: bb is index of internal register			
Description:	reg[0] = internal register value, status = status(reg[0])Sets register 0 to the current value of one of the internal registers (based on index value passed).0A register1X register2Matrix A register3Matrix A rows4Matrix A columns5Matrix B register6Matrix B rows7Matrix B columns8Matrix C register9Matrix C register9Matrix C rows10Matrix C columns11internal mode word12last status byte13clock ticks per millisecond14current length of string point16string selection length178-bit character at string selection point18number of bytes in instruction buffer			
RESET Opcode:	Reset FF			
Description:	Nine consecutive FF bytes will cause the uM-FPU to reset. If less then nine consecutive FF bytes are received, they are treated as NOPs.			
<b>RET</b> Opcode:	Return from user-defined function 80			
Description:	This instruction is only valid in a user-defined function in Flash memory or EEPROM memory. It causes a return from the current function. Execution will continue with the instruction following the last function call. This instruction is required as the last instruction of a user-defined function in EEPROM memory.			

<b>RET,cc</b> Conditional return from user-defined function (#					
Opcode:	8A cc where: cc is the test condition				
Description:	This instruction is only valid in a user-defined function in Flash memory or EEPROM memory the test condition is true, it causes a return from the current function, and execution will contin with the instruction following the last function call. If the test condition is false, execution continues with the next instruction.				
<b>RIGHT</b> Opcode:	Right Parenthesis				
Description:	The right parenthesis command copies the value of register A (the current temporary register) to register 0. If the right parenthesis is the outermost parenthesis, the register A selection from before the first left parenthesis is restored, otherwise the previous temporary register is selected as register. Used together with the left parenthesis command to allocate temporary registers, and to change the order of a calculation. Parentheses can be nested up to eight levels.				
Special Cases:	• if no left parenthesis is currently outstanding, then register 0 is set to NaN. (\$7FFFFFFF).				
ROOT Opcode:	Calculate nth root42 nnwhere: nn is a register number				
Description:	reg[A] = reg[A] ** (1 / reg[nn]) Calculates the n <sup>th</sup> root of the floating point value in register A and stores the result in register A. Where the value n is equal to the floating point value in register nn. It is equivalent to raising A to the power of (1 / nn).				
Special Cases:	<ul> <li>see the description of the POWER instruction for the special cases of (1/reg[nn])</li> <li>if reg[nn] is infinity, then (1 / reg[nn]) is zero</li> <li>if reg[nn] is zero, then (1 / reg[nn]) is infinity</li> </ul>				
ROUND Opcode:	Floating point Rounding 53				
Description:	<b>reg[A] = round(reg[A])</b> The floating point value equal to the nearest integer to the floating point value in register A is stored in register A.				
Special Cases:	<ul> <li>if the value is NaN, then the result is NaN</li> <li>if the value is +infinity or -infinity, then the result is +infinity or -infinity</li> <li>if the value is 0.0 or -0.0, then the result is 0.0 or -0.0</li> </ul>				
SAVEIND Opcode:	Save Indirect7B nnwhere: nn is a register number				
Description:	<pre>reg[reg[nn]] = reg[A] The value of register A is stored in the register whose register number is contained in register nn. The value in register nn is assumed to be long integer.</pre>				

1					
SAVEMA	Save register A value to matrix A				
Opcode:	6B b1 b2where: b1 selects the row and b2 selects the column of matrix A				
Description:	matrix A [b1, b2] = reg[A] Store the register A value to matrix A at the row, column specified.				
Special Cases:	If the row or column is out of range, no value is stored				
SAVEMB Opcode:	Save register A value to matrix B6C b1 b2where: b1 selects the row and b2 selects the column of matrix B				
Description:	matrix A [b1, b2] = reg[A] Store the register A value to matrix B at the row, column specified.				
Special Cases:	If the row or column is out of range, no value is stored				
SAVEMC Opcode:	Save register A value to matrix C6D b1 b2where: b1 selects the row and b2 selects the column of matrix C				
Description:	matrix A [b1, b2] = reg[A] Store the register A value to matrix C at the row, column specified.				
Special Cases:	If the row or column is out of range, no value is stored				
SELECTA	Select A				
Opcode:	01 nn where: nn is a register number				
Description:	A = nn The value nn is used to select register A.				
SELECTMA	Select matrix A				
Opcode:	65 nn b1 b2 where: nn is a register number b1 is the number of rouge b2 is number of solutions				
Description:	Select matrix A, X = nn The value nn is used to select a register that is the start of matrix A. Matrix values are stored in sequential registers (rows * columns). The upper four bits of the rc value specify the number of rows, and the lower four bits specify the number of columns (a row or column value of zero is interpreted as 16). The X register is also set to the first element of the matrix so that the FREADX, FWRITEX, LREADX, LWRITEX, SAVEX, SETX, LOADX instructions can be immediately used to store values to or retrieve vales from the matrix.				
SELECTMB	Select matrix B				
Opcode:	66 nn b1 b2 where: nn is a register number b1 is the number of rows. b2 is number of columns				
Description:	Select matrix B, $X = nn$ The value nn is used to select a register that is the start of matrix B. Matrix values are stored in				

	sequential registers (rows * columns). The upper four bits of the rc value specify the number of rows, and the lower four bits specify the number of columns (a row or column value of zero is interpreted as 16). The X register is also set to the first element of the matrix so that the FREADX, FWRITEX, LREADX, LWRITEX, SAVEX, SETX, LOADX instructions can be immediately used to store values to or retrieve vales from the matrix.				
SELECTMC	C Select matrix C				
Opcode:	67 nn b1 b2 where: nn is a register number				
Description:	Select matrix C. $X = nn$				
Ĩ	The value nn is used to select a register that is the start of matrix B. Matrix values are stored in sequential registers (rows * columns). The upper four bits of the rc value specify the number rows, and the lower four bits specify the number of columns (a row or column value of zero is interpreted as 16). The X register is also set to the first element of the matrix so that the FREAD FWRITEX, LREADX, LWRITEX, SAVEX, SETX, LOADX instructions can be immediat used to store values to or retrieve vales from the matrix.				
SELECTX	Select register X				
Opcode:	02 nn where: nn is a register number				
Description:	X = nn The value nn is used to select register X.				
SERIN	Serial input (new V3.1)				
Opcode:	CF bb where: bb specifies the type of operation				
Description:	This instruction is used to read serial data from the SERIN pin. The instruction is ignored if DebugMode is enabled. The baud rate for serial input is the same as the baud rate for serial output, and isset with the SEROUT, 0 instruction. The operation to be performed is specified by the byteimmediately following the opcode:0Disable serial input1Enable character mode serial input status3Get character mode serial input status3Get serial input character4Enable NMEA serial input5Get NMEA input status6Transfer NMEA sentence to string buffer				
	<ul> <li>SERIN, 0</li> <li>Disable serial input. This can be used to save interrupt processing time if serial input is not used continuously.</li> <li>SERIN, 1</li> <li>Enable character mode serial input. Serial input is enabled, and incoming characters are stored in a 160 byte buffer. The serial input status can be checked with the SERIN, 2 instruction and input characters can be read using the SERIN, 3 instruction.</li> </ul>				

Get character mode serial input status. The status byte is set to zero (Z) if the input buffer is empty,

or non-zero (NZ) if the input buffer is not empty.

#### SERIN,3

Get serial input character. The serial input character is returned in register 0. If this instruction is the last instruction in the instruction buffer, it will wait for the next available input character. It there are other instructions in the instruction buffer, or another instruction is sent before the SERIN, 3 instruction has completed, it will terminate and return a zero value.

#### SERIN,4

Enable NMEA serial input. Serial input is enabled, and the serial input data is scanned for NMEA sentences which are then stored in a 200 byte buffer. Additional NMEA sentences can be buffered while the current sentence is being processed. The sentence prefix character (\$), trailing checksum characters (if specified), and the terminator (CR,LF) are not stored in the buffer. NMEA sentences are transferred to the string buffer for processing using the SERIN, 6 instruction, and the NMEA input status can be checked with the SERIN, 5 instruction.

#### SERIN,5

Get the NMEA input status. The status byte is set to zero (Z) if the buffer is empty, or non-zero (NZ) if at least one NMEA sentence is available in the buffer.

#### SERIN,6

Transfer NMEA sentence to string buffer. This instruction transfers the next NMEA sentence to the string buffer, and selects the first field of the string so that a STRCMP instruction can be used to check the sentence type. If the sentence is valid, the status byte is set to 0x80 and the greater-than (GT) test condition will be true. If an error occurs, the status byte will be set to 0x82, 0x92, 0xA2, or 0xB2. Bit 4 of the status byte is set if an overrun error occurred. Bit 5 of the status byte is set if a checksum error occurred. The less-than (LT) test condition will be true for all errors. If this instruction is the last instruction in the instruction buffer, it will wait for the next available NMEA sentence. It there are other instructions in the instruction buffer, or another instruction is sent before the SERIN, 6 instruction has completed, it will terminate and return an empty sentence.

SEROUT	Serial Output	:	(new V3.1)	)
Opcode:	CE bb	where:	bb specifies the type of operation	
	CE bb bd		bd specifies the I/O mode and baud rate	
	CE bb aa…00		aa00 is a zero-terminated string	
Description:	This instruction	is used to set the s	erial input/output mode and baud rate, and to send serial data	to
	the SEROUT p	in. The operation to	be performed is specified by the byte immediately following	
	the opcode:			
	0	Set serial I/O mo	ode and baud rate	
	1	Send text string	to serial output	
	2	Send string buffe	er to serial output	
	3	Send string selection to serial output		
	4	Send lower 8 bit	s of register 0 to serial output	
	5	Send text string	and zero terminator to serial output	
	SEROUT,0,bl	o		

This instruction sets the baud rate for serial input/output, and enables or disables Debug Mode.

The mode is specified by the byte immediately following the operation code:

- 0 57,600 baud, Debug Mode enabled
- 1 300 baud, Debug Mode disabled
- 2 600 baud, Debug Mode disabled
- 3 1200 baud, Debug Mode disabled
- 4 2400 baud, Debug Mode disabled
- 5 4800 baud, Debug Mode disabled
- 6 9600 baud, Debug Mode disabled
- 7 19200 baud, Debug Mode disabled
- 8 38400 baud, Debug Mode disabled
- 9 57600 baud, Debug Mode disabled
- 10 115200 baud, Debug Mode disabled

For mode 0, a {DEBUG ON} message is sent to the serial output and the baud rate is changed. For modes 1 to 10, if the debug mode is enabled, a {DEBUG OFF} message is sent to the serial output before the baud rate is changed.

#### SEROUT,1,aa..00

The text string specified by the instruction (not including the zero-terminator) is sent to the serial output. The instruction is ignored if Debug Mode is enabled.

#### SEROUT,2

The contents of the string buffer are sent to the serial output. The instruction is ignored if Debug Mode is enabled.

#### SEROUT,3

The current string selection is sent to the serial port. The instruction is ignored if Debug Mode is enabled.

#### SEROUT,4

The lower 8 bits of register 0 are sent to the serial port as an 8-bit character. The instruction is ignored if Debug Mode is enabled.

#### SEROUT, 5, aa..00

The text string specified by the instruction (including the zero-terminator) is sent to the serial output. The instruction is ignored if Debug Mode is enabled.

SETOUT	Set output	
Opcode:	D0 nn	where: nn is a command byte
Description:	Set the OUT0 Bit 7 6 5 Pin	or OUT1 output pin according to the command byte nn as follows: 4 3 2 1 0 Action
	Bits 4-7 Bits 0-3	Output pin (upper nibble) 0 - OUT 0 1 - OUT 1 Action (lower nibble) 0 - set output low

	<ol> <li>set output high</li> <li>toggle the output to opposite level</li> <li>set output to high impedance</li> </ol>		
<b>SETSTATUS</b> Opcode:	Set status byte CD bb(new V3.1)		
Description:	The internal status byte is set to the 8-bit value specified.		
<b>SIN</b> Opcode:	<b>Sine</b> 47		
Description:	reg[A] = sin(reg[A]) Calculates the sine of the angle (in radians) in register A and stored the result in register A.		
Special Cases:	<ul> <li>if A is NaN or an infinity, then the result is NaN</li> <li>if A is 0.0, then the result is 0.0</li> <li>if A is -0.0, then the result is -0.0</li> </ul>		
SQRT Opcode:	Square root 41		
Description:	<pre>reg[A] = sqrt(reg[A]) Calculates the square root of the floating point value in register A and stored the result in register A.</pre>		
Special Cases:	<ul> <li>if the value is NaN or less than zero, then the result is NaN</li> <li>if the value is +infinity, then the result is +infinity</li> <li>if the value is 0.0 or -0.0, then the result is 0.0 or -0.0</li> </ul>		
<b>STRBYTE</b> Opcode:	Insert byte at string selection(new V3.ED		
Description:	The lower 8 bits of register 0 are stored as an 8-bit character in the string buffer at the current selection point. The selection point is updated to point immediately after the stored byte, so multiple bytes can be appended.		
<b>STRCMP</b> Opcode:	Compare string with string selectionE6 aa00where:aa00 is a zero-terminated string		
Description:	The string is compared with the string at the current selection point and the internal status byte is set. The status byte can be read with the READSTATUS instruction. It is set as follows: Bit 7 6 5 4 3 2 1 0 1 S Z Bit 1 Sign Set if string selection < specified string Bit 0 Zero Set if string selection = specified string If neither Bit 0 or Bit 1 is set, string selection > specified string		

#### STRDEC Decrement string selection point

(new V3.1)

Opcode:	EF			
Description:	The string selection point is incremented and the selection length is set to zero.			
Special Cases:	• the selection point will not decrement past the beginning of the string			
STRFCHR Opcode:	Set field separator characters E8 aa00 where: aa00 is a zero-terminated string			
Description:	The string specifies a list of characters to be used as field separators. The default field separator is a comma.			
STRFIELD Opcode:	Find field in string(modified V3.1)E9 bbwhere: bb is the field number			
Description:	The selection point is set to the specified field. Fields are numbered from 1 to n, and are separated by the characters specified by the last STRFCHR instruction. If no STRFCHR instruction has been executed, the default field separator is a comma. If bit 7 of bb is set, then bits 6:0 of bb specify a register number, and the lower 8 bits of the register specify the field number.			
Special Cases:	<ul> <li>if bb = 0, selection point is set to the start of the string buffer</li> <li>if bb &gt; number of fields, selection point is set to the end of the string buffer</li> </ul>			
STRFIND	Find string in the string buffer (modified V3.1)			
Opcode:	E7 aa00 where: aa00 is a zero-terminated string			
Description:	Search the string selection for the first occurrence of the specified string. If the string is found, the selection point is set to the matching substring. If the string is not found, the selection point is set to the end of the string selection.			
<b>STRINC</b> Opcode:	Increment string selection point (new V3.1) EE			
Description:	The string selection point is incremented and the selection length is set to zero.			
Special Cases:	• the selection point will not increment past the end of the string			
STRINS	Insert string			
Opcode:	E5 aa00 where: aa00 is a zero-terminated string			
Description:	Insert the string in the string buffer at the current selection point. The selection point is updated to point immediately after the inserted string, so multiple insertions can be appended.			
STRSEL	Set string selection point (modified V3.1)			
Opcode:	E4 nn mm where: nn is the start of the selection mm is the length of the selection			

Description:	Set the start of the string selection to character nn and the length of the selection to mm characters. Characters are numbered from 0 to n. If bit 7 of nn is set, then bits 6:0 of nn specify a register number, and the lower 8 bits of the register specify the start of the selection. If bit 7 of mm is set,			
	then bits 6:0 of mm specify a register number, and the lower 8 bits of the register specify the length of the selection.			
Special Cases:	<ul> <li>if nn &gt; string length, start of selection is set to end of string</li> <li>if nn+mm &gt; string length, selection is adjusted for the end of string</li> </ul>			
STRSET	Copy string to string buffer			
Opcode:	E3 aa00 where: aa00 is a zero-terminated string			
Description:	Copy the string to the string buffer and set the selection point to the end of the string.			
Special Cases:	• if nn > string length, start of selection is set to end of string			
<b>STRTOF</b> Opcode:	Convert string selection to floating point EA			
Description:	Convert the string at the current selection point to a floating point value and store the result in register 0.			
STRTOL	Convert string selection to long integer			
Opcode:	EB			
Description:	Convert the string at the current selection point to a long integer value and store the result in register 0.			
SWAP	Swap registers			
Opcode:	12 nn mm where: nn and mm are register numbers			
Description:	tmp = reg[nn], reg[nn] = reg[mm], reg[mm] = tmp The values of register nn and register mm are swapped.			
SWAPA Opcode:	Swap register A13 nnwhere: nn is a register number			
Description:	tmp = reg[nn], reg[nn] = reg[A], reg[A] = tmp The values of register nn and register A are swapped.			
SYNC	Synchronization			
Opcode:	FO			
Returns:	5C			
Description:	A sync character $(0x5C)$ is sent in reply. This instruction is typically used after a reset to verify communications.			
TABLE	Table lookup			

Opcode:	85 tc t1tn where: tc is the size of the table t1tn are 32-bit floating point or integer values				
Description:	reg[A] = value from table indexed by reg[0] This opcode is only valid within a user function stored in the uM-FPU Flash memory or EEPROM memory. The value of the item in the table, indexed by register 0, is stored in register A. The first byte after the opcode specifies the size of the table, followed by groups of four bytes representing the 32-bit values for each item in the table. This instruction can be used to load either floating point values or long integer values. The long integer value in register 0 is used as an index into the table. The index number for the first table entry is zero.				
<ul> <li>Special Cases: • if reg[0] &lt;= 0, then the result is item 0</li> <li>• if reg[0] &gt; maximum size of table, then the result is the last item in the table</li> </ul>					
<b>TAN</b> Opcode:	Tangent       49				
Description:	reg[A] = tan(reg[A]) Calculates the tangent of the angle (in radians) in register A and stored the result in register A.				
Special Cases:	<ul> <li>if reg[A] is NaN or an infinity, then the result is NaN</li> <li>if reg[A] is 0.0, then the result is 0.0</li> <li>if reg[A] is -0.0, then the result is -0.0</li> </ul>				
TICKLONG Opcode:	Load register 0 with millisecond ticks				
Description:	reg[0] = ticks Load register 0 with the ticks (in milliseconds).				
<b>TIMELONG</b> Opcode:	Load register 0 with time value in seconds D8				
Operation: Description:	reg[0] = time Load register 0 with the time (in seconds).				
TIMESET Opcode:	Set time value in seconds D7				
Description:	time = reg[0], ticks = 0 The time (in seconds) is set from the value in register 0. The ticks (in milliseconds) is set to zero.				
Special Cases:	• if reg[0] is -1, the timer is turned off.				
<b>TRACEOFF</b> Opcode:	Turn debug trace off F8				
Description: Used with the built-in debugger. If the debugger is not enabled, this instruction is ignored. Deb tracing is turned off, and a {TRACE OFF} message is sent to the serial output.					

TRACEON Opcode:	Turn debug trace on F9				
Description:	Used with the built-in debugger. If the debugger is not enabled, this instruction is ignored. Debug tracing is turned on, and a {TRACE ON} message is sent to the serial output. The debug terminal will display a trace of all instructions executed until tracing is turned off.				
TRACEREG Opcode:	Display register value in debug traceFB nnwhere: nn is a register number				
Description:	Used with the built-in debugger. If the debugger is not enabled, this instruction is ignored. If the debugger is enabled, the value of register nn will be displayed on the debug terminal.				
<b>TRACESTR</b> Opcode:	Display debug trace messageFA aa00where: aa00 is a zero-terminated string				
Description:	Used with the built-in debugger. If the debugger is not enabled, this instruction is ignored. If the debugger is enabled, a message will be displayed on the debug terminal. The zero terminated ASCII string to be displayed is sent immediately following the opcode.				
VERSION Opcode:	Copy the version string to the string buffer (modified V3.1) F3				
Description:	The uM-FPU V3.1 version string is copied to the string buffer at the current selection point, and the version code is copied to register 0. The version code is represented as follows: Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 3 Major Minor Beta Bits 12-15 Chip Version (always set to 3) Bits 8-11 Major Version Bits 4-7 Minor Version Bits 0-3 Beta Version				
	As an example, for the uM-FPU V3.1.3 general release: version string: uM-FPU V3.1 version code: 0x3130				
WRBLK Opcode:	Write multiple 32-bit values(new V3.1)70 tc t1tnwhere: tc is the number of 32-bit values to write t1tn are 32-bit values				
Description:	reg[X] = t, $X = X+1$ , for $t = t0$ to the transfer count, and bits 6:0 specify the number of 32-bit values that following the opcode is the transfer count, and bits 6:0 specify the number of 32-bit values that follow (a value of zero specifies a transfer count of 128). If bit 7 of the transfer count is set, the bytes are reversed for each 32-bit value that follows. This allows for efficient data transfers when the native storage format of the microcontroller is the reverse of the uM-FPU format. The X register specifies the register to write to, and it is incremented after each 32-bit value is written.				
Special Cases:	<ul> <li>the X register will not increment past the maximum register value of 127</li> <li>if PICMODE is enabled, the 32-bit values are assumed to be floating point values</li> </ul>				

XSAVE	Save register nn to register X				
Opcode:	0E nn where: nn is a register number				
Description:	reg[X] = reg[nn], X = X + 1 Set register X to the value of register nn, and select the next register in sequence as register X.				
Special Cases:	• the X register will not increment past the maximum register value of 127				
XSAVEA	Save register A to register X				
Opcode:	0 F				
Description:	reg[X] = reg[A], $X = X + 1$ Set register X to the value of register A, and select the next register in sequence as register X.				

# Appendix A uM-FPU V3.1 Instruction Summary

Instruction	Opcode	Arguments	Returns	Description
NOP	00			No Operation
SELECTA	01	nn		Select register A
SELECTX	02	nn		Select register X
CLR	03	nn		reg[nn] = 0
CLRA	04			reg[A] = 0
CLRX	05			reg[X] = 0, X = X + 1
CLR0	06			reg[0] = 0
СОРҮ	07	mm,nn		reg[nn] = reg[mm]
СОРҮА	08	nn		reg[nn] = reg[A]
СОРҮХ	09	nn		reg[nn] = reg[X], X = X + 1
LOAD	0A	nn		reg[0] = reg[nn]
LOADA	0B			reg[0] = reg[A]
LOADX	0C			reg[0] = reg[X], X = X + 1
ALOADX	0D			reg[A] = reg[X], X = X + 1
XSAVE	0E	nn		reg[X] = reg[nn], X = X + 1
XSAVEA	0F			reg[X] = reg[A], X = X + 1
COPY0	10	nn		reg[nn] = reg[0]
COPYI	11	bb,nn		reg[nn] = long(unsigned byte bb)
SWAP	12	nn,mm		Swap reg[nn] and reg[mm]
SWAPA	13	nn		Swap reg[nn] and reg[A]
LEFT	14			Left parenthesis
RIGHT	15			Right parenthesis
FWRITE	16	nn,b1,b2,b3,b4		Write 32-bit floating point to reg[nn]
FWRITEA	17	b1,b2,b3,b4		Write 32-bit floating point to reg[A]
FWRITEX	18	b1,b2,b3,b4		Write 32-bit floating point to reg[X]
FWRITE0	19	b1,b2,b3,b4		Write 32-bit floating point to reg[0]
FREAD	1A	nn	b1,b2,b3,b4	Read 32-bit floating point from reg[nn]
FREADA	1B		b1,b2,b3,b4	Read 32-bit floating point from reg[A]
FREADX	1C		b1,b2,b3,b4	Read 32-bit floating point from reg[X]
FREAD0	1D		b1,b2,b3,b4	Read 32-bit floating point from reg[0]
ATOF	1E	aa00		Convert ASCII to floating point
FTOA	1F	bb		Convert floating point to ASCII
FSET	20	nn		reg[A] = reg[nn]
FADD	21	nn		reg[A] = reg[A] + reg[nn]
FSUB	22	nn		reg[A] = reg[A] - reg[nn]
FSUBR	23	nn		reg[A] = reg[nn] - reg[A]
FMUL	24	nn		reg[A] = reg[A] * reg[nn]
FDIV	25	nn		reg[A] = reg[A] / reg[nn]
FDIVR	26	nn		reg[A] = reg[nn] / reg[A]
FPOW	27	nn		reg[A] = reg[A] ** reg[nn]
FCMP	28	nn		Compare reg[A], reg[nn],
				Set floating point status
FSET0	29			reg[A] = reg[0]
FADD0	2A			reg[A] = reg[A] + reg[0]
FSUB0	2B			reg[A] = reg[A] - reg[0]

			[4] [0] [4]
FSUBR0	2C		reg[A] = reg[0] - reg[A]
FMULO	2D		reg[A] = reg[A] ^ reg[U]
FDIV0	2E		reg[A] = reg[A] / reg[0]
FDIVR0	2F		reg[A] = reg[0] / reg[A]
FPOW0	30		reg[A] = reg[A] ** reg[0]
FCMP0	31		Compare reg[A], reg[0], Set floating point status
FSETI	32	bb	reg[A] = float(bb)
FADDI	33	bb	reg[A] = reg[A] - float(bb)
FSUBT	34	hh	reg[A] - reg[A] - float(bb)
FSUBRT	35	bb	reg[A] = float(bb) - reg[A]
FMUT T	36	bb	$reg[\Lambda] = reg[\Lambda] * float(bb)$
FNOLL	27	bb	$reg[\Lambda] = reg[\Lambda] / float(bb)$
	20	bb	$reg[\Lambda] = float(bb) / reg[\Lambda]$
FDIVKI	20	bb bb	$reg[\Lambda] = reg[\Lambda] ** bb$
FPOWI	22	bb bb	Compare reg[A] float(bb)
FCMPI	ЗA	ממ	Sot floating point status
	2.0	<b>n</b> n	Set floating point status
	20	1111	Set floating point status for reg[A]
FSTATUSA	30		
FCMPZ	3D	nn,mm	Compare regining, regining
ENEC	217		
FNEG	고묘		reg[A] = -reg[A]
FABS	35		
FINV	40		$\operatorname{reg}[A] = 1 / \operatorname{reg}[A]$
SQRT	41		reg[A] = sqrt(reg[A])
ROOT	42	nn	reg[A] = root(reg[A], reg[nn])
LOG	43		reg[A] = log(reg[A])
LOG10	44		reg[A] = log10(reg[A])
EXP	45		reg[A] = exp(reg[A])
EXP10	46		reg[A] = exp10(reg[A])
SIN	47		reg[A] = sin(reg[A])
COS	48		reg[A] = cos(reg[A])
TAN	49		reg[A] = tan(reg[A])
ASIN	4A		reg[A] = asin(reg[A])
ACOS	4B		reg[A] = acos(reg[A])
ATAN	4C		reg[A] = atan(reg[A])
ATAN2	4D	nn	reg[A] = atan2(reg[A], reg[nn])
DEGREES	4E		reg[A] = degrees(reg[A])
RADIANS	4F		reg[A] = radians(reg[A])
FMOD	50	nn	reg[A] = reg[A] MOD reg[nn]
FLOOR	51		reg[A] = floor(reg[A])
CEIL	52		reg[A] = ceil(reg[A])
ROUND	53		reg[A] = round(reg[A])
FMIN	54	nn	reg[A] = min(reg[A], reg[nn])
FMAX	55	nn	reg[A] = max(reg[A], reg[nn])
FCNV	56	bb	reg[A] = conversion(bb, reg[A])
FMAC	57	nn,mm	reg[A] = reg[A] + (reg[nn] * reg[mm])
FMSC	58	nn,mm	reg[A] = reg[A] - (reg[nn] * reg[mm])
LOADBYTE	59	bb	reg[0] = float(signed bb)
LOADUBYTE	5A	bb	reg[0] = float(unsigned byte)

LOADWORD         SE         b1,b2         reg[0] = moat(usigned b1*256 + b2)           LOADWORD         SC         b1,b2         reg[0] = loat(usigned b1*256 + b2)           LOADDW         SF         bb         reg[0] = loat(usigned b1*256 + b2)           LOADCON         SF         bb         reg[0] = loat(usigned b1*256 + b2)           LOADCON         SF         bb         reg[0] = float(usigned b1*256 + b2)           LOADCON         SF         bb         reg[0] = float(usigned b1*256 + b2)           LOADCON         SF         bb         reg[0] = float(usigned b1*256 + b2)           LOADCON         SF         bb         reg[0] = float(usigned b1*256 + b2)           FIX         61         reg[0] = float(usigned b1*256 + b2)           SILECTMA         65         nn,bb,bb         Select matrix A           SELECTMA         65         nn,bb,bb         Select matrix C           LOADMA         68         bb,bb         Matrix [0b, bb] = reg[0]           LOADMA         68         bb,bb         Matrix [0b, bb] = reg[A]		1_	L		
LOADUWORD         SD         reg[0] = loat(unsigned b1'256 + b2)           LOADE         SD         reg[0] = 2.7182818           LOADEN         SF         bb         reg[0] = loat constant(bb)           FILOAT         60         reg[A] = fix(reg[A])           FIX         61         reg[A] = fix(reg[A])           FIX         61         reg[A] = fix(reg[A])           FIX         61         reg[A] = fix(reg[A])           FXAC         63         reg[A] = fix(reg[A])           FSPLT         64         reg[A] = fix(reg[A])           FSELECTMA         65         nn, bb, bb         Select matrix A           SELECTMA         66         nn, bb, bb         Select matrix A           SELECTMA         66         nn, bb, bb         Select matrix A           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMA         68         bb, bb         Matrix A[bb, bb] = reg[A]           SAVEMA         60         bb, bb         Matrix A[bb, bb] = reg[A]           MOP         6E         bb, bb         Matrix K[bb, bb] = reg[A]           MOP         6E         bb, bb         Matrix Nector operation           FFT         6F         bb         Fas	LOADWORD	5B	b1,b2		reg[0] = float(signed b1*256 + b2)
LOADE         5D         reg[0] = 2.7182818           LOADPI         5E         reg[0] = float constant(bb)           FLOADCON         5F         bb         reg[A] = float(reg[A])           FIX         61         reg[A] = float(reg[A])           FXR         62         reg[A] = float(reg[A])           FXR         63         reg[A] = float(reg[A])           FSPLT         64         reg[A] = float(reg[A])           SELECTMA         65         nn, bb, bb         Select matrix A           SELECTMA         66         nn, bb, bb         Select matrix C           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMC         6A         bb, bb         Matrix Clbb, bb]           SAVEMA         6B         bb, bb         Matrix Clbb, bb] = reg[A]           SAVEMA         6B         bb, bb         Matrix Clbb, bb] = reg[A]           SAVEMA         6B         bb, bb         Matrix Clbb, bb] = reg[A]           SAVEMA         6B         bb, bb         Matrix Vector operation	LOADUWORD	5C	b1,b2		reg[0] = float(unsigned b1*256 + b2)
LOADPI         5E         ireg[0] = 3.1415927           LOADCON         5F         bb         ireg[0] = float constant(bb)           FILOAT         60         ireg[A] = float(reg[A])           FIX         61         ireg[A] = float(reg[A])           FIX         62         ireg[A] = float(reg[A])           FRAC         63         ireg[A] = integer(reg[A])           FSPLT         64         ireg[A] = integer(reg[A])           SELECTMA         65         nn, bb, bb         Select matrix A           SELECTMA         66         nn, bb, bb         Select matrix B           SELECTMA         66         bb, bb         ireg[0] = Matrix A[bb, bb]           LOADMA         68         bb, bb         ireg[0] = Matrix A[bb, bb]           LOADMA         68         bb, bb         ireg[0] = Matrix A[bb, bb]           SAVEMA         6B         bb, bb         Matrix A[bb, bb] = reg[A]           SAVEMB         6C         bb, bb         Matrix A[bb, bb] = reg[A]           SAVEMB         6E         bb         Matrix V[bb, bb] = reg[A]           MOP         6E         bb         Matrix V[bb, bb] = reg[A]           MOP         6E         bb         Matrix V[bb, bb] = reg[A] <td< td=""><td>LOADE</td><td>5D</td><td></td><td></td><td>reg[0] = 2.7182818</td></td<>	LOADE	5D			reg[0] = 2.7182818
LOADCON         SF         bb         reg[A] = float(reg[A])           FILOAT         60         reg[A] = float(reg[A])           FIX         61         reg[A] = float(reg[A])           FIX         61         reg[A] = float(reg[A])           FIX         62         reg[A] = float(reg[A])           FIX         63         reg[A] = float(reg[A])           FIX         63         reg[A] = integer(reg[A]).           FSPLIT         64         reg[A] = integer(reg[A]).           SELECTMA         65         nn, bb, bb         Select matrix A           SELECTMC         67         nn, bb, bb         Select matrix A           SELECTMC         67         nn, bb, bb         Select matrix A[bb, bb]           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb]           LOADME         64         bb, bb         Matrix K[bb, bb] = reg[A]           SAVEMA         66         bb, bb         Matrix K[bb, bb] = reg[A]           SAVEMA         66         bb, bb         Matrix K[bb, bb] = reg[A]           SAVEMA         66         bb, bb         Matrix K[bb, bb] = reg[A]           MOP         6E         bb         Matrix K[bb, bb] = reg[A]           SAVEMA         70 </td <td>LOADPI</td> <td>5E</td> <td></td> <td></td> <td>reg[0] = 3.1415927</td>	LOADPI	5E			reg[0] = 3.1415927
FLOAT         60         reg(A) = fix(reg(A))           FIX         61         reg(A) = fix(round(reg(A)))           FIXR         62         reg(A) = fix(round(reg(A)))           FRAC         63         reg(A) = integer(reg(A)),           FSPLT         64         reg(A) = integer(reg(A)),           SELECTMA         65         nn, bb, bb         Select matrix A           SELECTMA         66         nn, bb, bb         Select matrix B           SELECTMA         67         nn, bb, bb         Select matrix C           LOADMA         68         bb, bb         reg(O) = Matrix A[bb, bb]           LOADMA         68         bb, bb         reg(O) = Matrix K[bb, bb]           SAVEMA         69         bb, bb         reg(O) = Matrix K[bb, bb] = reg[A]           SAVEMA         60         bb, bb         Matrix A[bb, bb] = reg[A]           SAVEMA         60         bb, bb         Matrix A[bb, bb] = reg[A]           SAVEMA         60         bb, bb         Matrix Vector operation           FFT         67         bt, bb         Fast Fourier Transform           WRBLK         70         tc, tltn         Write multiple 32-bit values           LOADIND         7A         nn         Select regist	LOADCON	5F	bb		reg[0] = float constant(bb)
FIX         Figl (a)         reg(A) = fix(reg(A))           FIXR         62         reg(A) = fix(reg(A))           FRAC         63         reg(A) = fix(reg(A))           FSPLIT         64         reg(A) = fix(reg(A))           SELECTMA         65         nn, bb, bb         Select matrix A           SELECTMC         67         nn, bb, bb         Select matrix A           SELECTMC         67         nn, bb, bb         Select matrix A(bb, bb)           LOADMA         68         bb, bb         reg(O) = Matrix A(bb, bb)           LOADMA         68         bb, bb         reg(O) = Matrix A(bb, bb)           LOADMA         68         bb, bb         matrix C(bb, bb) = reg(A)           SAVEMA         68         bb, bb         Matrix A(bb, bb) = reg(A)           SAVEMA         66         bb, bb         Matrix C(bb, bb) = reg(A)           SAVEMC         60         bb, bb         Matrix C(bb, bb) = reg(A)           SAVEMA         66         bb, bb         Matrix C(bb, bb) = reg(A)           SAVEMA         66         bb, bb         Matrix C(bb, bb) = reg(A)           SAVEMA         67         bb         Matrix C(bb, bb) = reg(A)           SAVEMA         70         tc, t.t.t.n	FLOAT	60			reg[A] = float(reg[A])
FIXR         62         reg[A] = fix(round(reg[A]))           FRAC         63         reg[A] = fraction(reg[A])           FSPLIT         64         reg[A] = integer(reg[A]),           SELECTM         65         nn, bb, bb         Select matrix A           SELECTM         66         nn, bb, bb         Select matrix B           SELECTM         67         nn, bb, bb         Select matrix C           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMC         6A         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMC         6A         bb, bb         Matrix C[bb, bb] = reg[A]           SAVEMA         6B         bb, bb         Matrix K]bb, bb] = reg[A]           SAVEMA         6D         bb, bb         Matrix C[bb, bb] = reg[A]           SAVEMA         6D         bb, bb         Matrix Vector operation           FFT         6F         bb         Fast Fourier Transform           WRBLK         70         tc,tl.tn         Write multiple 32-bit values           LOADINA         7B         nn         reg[reg[n]]           SAVEIND         7B         nn         reg[reg[n]]           SAVEIND         7D         nn         Select re	FIX	61			reg[A] = fix(reg[A])
FRAC         63         reg[A] = fraction(reg[A])           FSPLIT         64         reg[A] = integer(reg[A]),           FSPLIT         64         reg[0] = fraction(reg[A]),           SELECTMA         65         nn, bb, bb         Select matrix A           SELECTMB         66         nn, bb, bb         Select matrix C           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMA         68         bb, bb         reg[0] = Matrix C[bb, bb]           SAVEMA         6B         bb, bb         reg[0] = Matrix C[bb, bb]           SAVEMA         6B         bb, bb         Matrix C[bb, bb] = reg[A]           SAVEMA         6D         bb, bb         Matrix C[bb, bb] = reg[A]           SAVEMC         6D         bb, bb         Matrix Matrix A[bb, bc] = reg[A]           SAVEMC         6D         bb, bb         Matrix Matrix A[bb, bc] = reg[A]           MOP         6E         bb         Matrix Matrix A[bb, bc] = reg[A]           SAVEMC         70         tc, t.t.tn         Read multiple 32-bit values           RDBLK         71         tc         t.l.tn         Read multiple 32-bit values	FIXR	62			reg[A] = fix(round(reg[A]))
FSPLIT       64       reg[A] = integer(reg[A]), reg[O] = fraction(reg[A]),         SELECTMA       65       nn, bb, bb       Select matrix A         SELECTME       66       nn, bb, bb       Select matrix C         LOADMA       68       bb, bb       reg[O] = Matrix A[bb, bb]         LOADMA       68       bb, bb       reg[O] = Matrix C[bb, bb]         LOADMA       68       bb, bb       reg[O] = Matrix C[bb, bb]         SAVEMA       68       bb, bb       Matrix A[bb, bb] = reg[A]         SAVEMA       68       bb, bb       Matrix A[bb, bb] = reg[A]         SAVEMA       60       bb, bb       Matrix A[bb, bb] = reg[A]         SAVEMA       60       bb, bb       Matrix A[bb, bb] = reg[A]         SAVEMA       61       bb, bb       Matrix A[bb, bb] = reg[A]         SAVEMC       60       bb, bb       Matrix A[bb, bb] = reg[A]         SAVEMA       70       tc,titn       Write multiple 32-bit values         IOADIND       74       nn       reg[G] = reg[reg[nn]]         SAVEIND       78       nn       reg[reg[nn]]         INDX       70       nn       Select register A using value in reg[nn]         INDA       7C       nn       Select register A	FRAC	63			reg[A] = fraction(reg[A])
SELECTMA         65         nn, bb, bb         Select matrix A           SELECTMG         66         nn, bb, bb         Select matrix A           SELECTMC         67         nn, bb, bb         Select matrix C           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb] = reg[A]           SAVEMB         6C         bb, bb         Matrix A[bb, bb] = reg[A]           SAVEMC         6D         bb, bb         Matrix C[bb, bb] = reg[A]           MOP         6E         bb         Matrix C[bb, bb] = reg[A]           MOP         6E         bb         Matrix Vector operation           FFT         6F         bb         Matrix Vector operation           FFT         6F         bb         Feast Fourier Transform           WRBLK         70         tc,tltn         Read multiple 32-bit values           ROADIND         7A         nn         reg[0] = reg[reg[nn]]           SAVEIND         7B         nn         reg[reg[reg][nn]]           SAVEIND         7B         nn         reg[reg[reg][nn]           INDX<	FSPLIT	64			reg[A] = integer(reg[A]), reg[0] = fraction(reg[A])
SELECTINE         66         inf, bb, bb         Select matrix B           SELECTME         67         nn, bb, bb         Select matrix C           LOADMA         68         bb, bb         reg[0] = Matrix A[bb, bb]           LOADME         64         bb, bb         reg[0] = Matrix C[bb, bb]           LOADME         6A         bb, bb         reg[0] = Matrix A[bb, bb] = reg[A]           SAVEMA         6B         bb, bb         Matrix B[bb, bb] = reg[A]           SAVEMC         6D         bb, bb         Matrix Clob, bb] = reg[A]           SAVEMC         6D         bb, bb         Matrix Clob, bb] = reg[A]           MOP         6E         bb         Fast Fourier Transform           WRBLK         70         tc, t.ttn         Read multiple 32-bit values           LOADIND         7A         nn         reg[0] = reg[reg[n]]	SELECTMA	65	nn, bh, bh		Select matrix A
DELECTION         OPENATION           GADMA         61           LOADMA         66           bb, bb         reg[0] = Matrix C           LOADMA         68           bb, bb         reg[0] = Matrix C[bb, bb]           LOADMC         6A           bb, bb         reg[0] = Matrix C[bb, bb]           SAVEMA         6B           bb, bb         Matrix A[bb, bb] = reg[A]           SAVEMC         6D           bb, bb         Matrix C[bb, bb] = reg[A]           SAVEMC         6D           bb, bb         Matrix C[bb, bb] = reg[A]           SAVEMC         6D           bb, bb         Matrix Vector operation           FFT         6F           bb         Fast Fourier Transform           WRBLK         70         tc,tltn           WRBLK         71         tc           ChAltIND         7A         nn           SAVEIND         7B         nn           SAVEIND         7B         nn           SAVEIND         7D         nn           Select register A using value in reg[n]           INDA         7C         nn           Select register A using value in reg[n] </td <td>SELECTMB</td> <td>66</td> <td>nn bh bh</td> <td></td> <td>Select matrix B</td>	SELECTMB	66	nn bh bh		Select matrix B
Display         Display         Display           LOADMA         67         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMG         6A         bb, bb         reg[0] = Matrix A[bb, bb]           LOADMA         6B         bb, bb         reg[0] = Matrix A[bb, bb]           SAVEMA         6B         bb, bb         Matrix B[bb, bb] = reg[A]           SAVEMA         6C         bb, bb         Matrix B[bb, bb] = reg[A]           SAVEMC         6D         bb, bb         Matrix C[bb, bb] = reg[A]           SAVEMC         6D         bb, bb         Matrix C[bb, bb] = reg[A]           SAVEMC         6D         bb, bb         Matrix C[bb, bb] = reg[A]           SAVEMC         6D         bb, bb         Matrix C[bb, bb] = reg[A]           MOP         6E         bb         Matrix C[bb, bb] = reg[A]           MOP         6E         bb         Matrix C[bb, bb] = reg[A]           SAVEMC         70         tc.t.t.t.n         Read multiple 32-bit values           LOADIND         7A         nn         reg[0] = reg[reg[nn]]           SAVEIND         7B         nn         reg[0] = reg[Feg[nn]]           INDX         7D         nn         Select register A using value in reg[nn]	SELECTIC	67	nn bh bh		Select matrix C
DADAM06DJ JDFeg(0) = Matrix B[0b, bb]LOADMB66bb, bbreg(0) = Matrix B[0b, bb]LOADMS6Abb, bbMatrix C[bb, bb] = reg[A]SAVEMA6Bbb, bbMatrix C[bb, bb] = reg[A]SAVEMC6Dbb, bbMatrix C[bb, bb] = reg[A]MOP6EbbMatrix Vector operationFFT6FbbMatrix Vector operationFFT6FbbFast Fourier TransformWRBLK70tc, t1tnWrite multiple 32-bit valuesLOADIND7Annreg[0] = reg[reg[nn]]SAVEIND7Bnnreg[0] = reg[reg[nn]]SAVEIND7Bnnreg[0] = reg[feg[nn]]SAVEIND7DnnSelect register A using value in reg[nn]INDA7CnnSelect register X using value in reg[nn]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Unconditional branchBRA, cc2c c, bbConditional jumpJMP, cc84cc, tc, t1tnTABLE85tc, t1tnFTABLE86cc, tc, t1tnFTABLE86cc, tc, t1tnFTABLE87ccCO89nnComputed GOTORET, cc8AccConditional return from user-definedfunctionFlashITABLE87cc, tc, t1tnFloating point rev		68	hh hh		reg[0] – Matrix A[bb, bb]
LOADMB69JDJ JDreg[0] = Main C[0b, JD]LOADMC6Abb, bbreg[0] = Main C[0b, bb]SAVEMA6Bbb, bbMatrix A[bb, bb] = reg[A]SAVEMC6Dbb, bbMatrix C[bb, bb] = reg[A]SAVEMC6Dbb, bbMatrix C[bb, bb] = reg[A]SAVEMC6Dbb, bbMatrix C[bb, bb] = reg[A]MOP6EbbMatrix Vector operationFFT6FbbFast Fourier TransformWRELK70tc, t1tnWrite multiple 32-bit valuesLOADIND7Annreg[0] = reg[reg[nn]]SAVEIND7Bnnreg[0] = reg[reg[nn]]SAVEIND7Bnnreg[0] = reg[ster X using value in reg[nn]INDX7DnnSelect register X using value in reg[nn]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80BhUnconditional branchBRA, cc82cc, bbConditional branchJMP63b1, b2Unconditional jumpTABLE85tc, t1tnFloating point reverse table lookupFTABLE86cc, tc, t1tnFloating point reverse table lookupPOLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-defined functionINRITE90nn, b1, b2, b3, b4Write 32-bit long integer to	LOADMD	60	bb,bb		reg[0] = Matrix R[bb, bb]
LDADAC6ADD, DDTegIO = Matrix CDD, DDSAVEMA6Bbb, bbMatrix A[bb, bb] = reg[A]SAVEMC6Dbb, bbMatrix A[bb, bb] = reg[A]SAVEMC6Dbb, bbMatrix C[bb, bb] = reg[A]MOP6EbbMatrix C[bb, bb] = reg[A]MOP6EbbMatrix C[bb, bb] = reg[A]MOP6EbbMatrix C[bb, bb] = reg[A]MOP6EbbFast Fourier TransformWRELK70tc, tltnWrite multiple 32-bit valuesRDBLK71tct1tnRADEND7Annreg[0] = reg[reg[n]]SAVEIND7Annreg[o] = reg[reg[n]]SAVEIND7Annreg[reg[n]] = reg[A]INDA7DnnSelect register A using value in reg[n]INDX7DnnSelect register X using value in reg[n]FCALL7EfnCall user-defined function in EPROMRET80Return from user-defined functionBRA81bbUnconditional branchJMP83b1,b2Unconditional jumpJMP, cc84cc,b1,b2Conditional jumpTABLE85tc,tltnTable lookupPTABLE86cc,tc,tltnFloating point reverse table lookupPOLV88tc,tltnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-definedIWRITEE90 </td <td>LOADMB</td> <td>69</td> <td>bb bb</td> <td></td> <td>reg[0] = Matrix O[bb, bb]</td>	LOADMB	69	bb bb		reg[0] = Matrix O[bb, bb]
SAVEMA66bb, bbInvalue A(LO), column between the set of t		6A CD	DD, DD		[eg[0] = Matrix C[bb, bb]
SAVEMC6Cbb, bbMatrix C[bb, bb] = reg[A]SAVEMC6Dbb, bbMatrix C[bb, bb] = reg[A]MOP6EbbMatrix C[bb, bb] = reg[A]MOP6EbbMatrix C[bb, bb] = reg[A]WRBLK70tc,t1tnWrite multiple 32-bit valuesRDBLK71tct1tnRead multiple 32-bit valuesNnSAVEIND7AnnSAVEIND7BnnSAVEIND7BnnSAVEIND7BnnSAVEIND7DnnSelect register A using value in reg[nn]INDX7DnnSelect register X using value in reg[nn]FCALL7EfnCall user-defined function in ElashEECALL7FfnCall user-defined functionBRA81bbUnconditional branchJMP83b1,b2Unconditional branchJMP, cc84cc,b1,b2Conditional jumpTABLE86cc,tc,t1tnTable lookupFTABLE86cc,tc,t.ttnFOLY88tc,t1tnFOLY84tc,t1tnRET, cc8AccConditional return from user-definedGOTO89nnComputed GOTORET, cc8AccConditional return from user-definedfunctionINRITEE91b1,b2,b3,b4LWRITEA91b1,b2,b3,b4Write	SAVEMA	6B			Matrix A[bb, bb] = reg[A]
SAVENC6DBD, DDIMAINX (DD, DD) = reg[A]MOP6EbbMatrix/Vector operationFFT6FbbFast Fourier TransformWRBLK70tc,t1tnWrite multiple 32-bit valuesRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnSAVEIND7Bnnreg[reg[n]] erg[A]SNDA7CnnSelect register A using value in reg[nn]INDA7CnnSelect register A using value in reg[nn]FCALL7EfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1,b2Unconditional jumpJMP, cc84cc, t1tnTable lookupFTABLE85tc, t1tnFloating point reverse table lookupPOLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return	SAVEMB	6C	DD,DD		Matrix B[bb, bb] = reg[A]
MOP6EbbMatrix/vector operationFFT6FbbFast Fourier TransformWRBLK70tc,t1tnWrite multiple 32-bit valuesRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRDBLK71tct1tnRET80Select register A using value in reg[nn]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1,b2Unconditional jumpJMP,cc84cc, t1tnTable lookupTABLE85tc, t1tnTable lookupTABLE86cc, tc, t1tnLong integer reverse table lookupTABLE87cc, tc, t1tntreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-defined functionLWRITEA91b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEA91b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEA93 <td< td=""><td>SAVEMC</td><td>6D</td><td></td><td></td><td>Matrix C[DD, DD] = reg[A]</td></td<>	SAVEMC	6D			Matrix C[DD, DD] = reg[A]
FFT6FbbFast Fourier transformWRBLK70tc,t1tnWrite multiple 32-bit valuesRDBLK71tct1tnRead multiple 32-bit valuesLOADIND7Annreg[reg[nn]]SAVEIND7Bnnreg[reg[nn]] = reg[A]INDA7CnnSelect register A using value in reg[nn]INDX7DnnSelect register X using value in reg[nn]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bl, b2Conditional jumpJMP, cc84cc, tc, t1tnTable lookupTABLE85tc, t1tnFloating point reverse table lookupPOLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-definedIWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEA91b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX93b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX93b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX93b1, b2, b3, b4Write 32-bit long integer to reg[A]<	MOP	6E			Matrix/vector operation
WRBLK70tc, tltnWrite multiple 32-bit valuesRDBLK71tctltnRead multiple 32-bit valuesLOADIND7Annreg[0] = reg[reg[nn]]SAVEIND7Bnnreg[reg[nn]] = reg[A]INDA7CnnSelect register A using value in reg[nn]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA, 81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1,b2Unconditional jumpTABLE85tc, tltnTable lookupFTABLE86cc, tc, tltnFloating point reverse table lookupPOLY88tc, tltnreg[A] = nth order polynomialGOTO89nnConditional return from user-definedLWRITE90nn,b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX93b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX94nnb1,b2,b3,b4LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX94nnb1,b2,b3,b4LWRITEX95b1,b2,b3,b4Write 32-bit long integer form reg[A]	FFT	6F	bb		Fast Fourier Transform
RDBLK71tct1tnHead multiple 32-bit valuesLOADIND7Annreg[0] = reg[reg[nn]]SAVEIND7Bnnreg[oreg[nn]] = reg[A]INDA7CnnSelect register A using value in reg[nn]INDX7DnnSelect register X using value in reg[nn]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1,b2Unconditional jumpTABLE85tc, t1tnTable lookupFTABLE86cc, tc, t1tnTable lookupPTABLE87cc, tc, t1tnreg[A] = nth order polynomialGOTO89nnConditional return from user-definedGOTO89nnConditional return from user-definedLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[N]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEN93b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEN93b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEN93b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEN94nnb1, b2, b3, b4Write 32-bit long integer from reg[N]LREADD94nnb1, b2, b3, b4	WRBLK	70	tc,t1tn		Write multiple 32-bit values
LOADIND7Ann[reg[0] = reg[reg[nn]]SAVEIND7Bnnreg[reg[nn]] = reg[A]INDA7CnnSelect register A using value in reg[nn]INDX7DnnSelect register X using value in reg[nn]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1,b2Unconditional jumpJMP, cc84cc, b1,b2Conditional jumpTABLE85tc, t1tnTable lookupFTABLE86cc, tc, t1tnFloating point reverse table lookupPOLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTOLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[nn]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEA91b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEA94nnb1, b2, b3, b4Write 32-bit	RDBLK	71	tc	t1…tn	Read multiple 32-bit values
SAVEIND7Bnnreg[reg[n]] = reg[A]INDA7CnnSelect register A using value in reg[n]INDX7DnnSelect register X using value in reg[n]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1, b2Unconditional jumpJMP, cc84cc, b1, b2Conditional jumpTABLE85tc, t1tnTable lookupFTABLE86cc, tc, t1tnFloating point reverse table lookupPOLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-definedLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[n]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX93b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEA94nnb1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEA94nnb1, b2, b3, b4Write 32-bit long integer to reg[A]LREADA95b1, b2, b3, b4Write 32-bit long integer for reg[A]	LOADIND	7A	nn		reg[0] = reg[reg[nn]]
INDA7CnnSelect register A using value in reg[nn]INDX7DnnSelect register X using value in reg[nn]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1, b2Unconditional jumpJMP, cc84cc, b1, b2Conditional jumpTABLE85tc, t1tnTable lookupFTABLE86cc, tc, t1tnFloating point reverse table lookupLTABLE87cc, tc, t1tnLong integer reverse table lookupPOLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-defined functionLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[n]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITE093b1, b2, b3, b4Write 32-bit long integer to reg[0]LREAD94nnb1, b2, b3, b4Read 32-bit long integer from reg[A]	SAVEIND	7B	nn		reg[reg[nn]] = reg[A]
INDX7DnnSelect register X using value in reg[n]FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc,bbConditional branchJMP83b1,b2Unconditional jumpJMP, cc84cc,b1,b2Conditional jumpTABLE85tc,t1tnTable lookupFTABLE86cc,tc,t1tnFloating point reverse table lookupLTABLE87cc,tc,t1tnLong integer reverse table lookupPOLY88tc,t1tnreg[A] = nth order polynomialGOTO89nnConditional return from user-defined functionLWRITE90nn,b1,b2,b3,b4Write 32-bit long integer to reg[n]LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITE093b1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4Read 32-bit long integer from reg[nn]	INDA	7C	nn		Select register A using value in reg[nn]
FCALL7EfnCall user-defined function in FlashEECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1, b2Unconditional jumpJMP, cc84cc, b1, b2Conditional jumpTABLE85tc, t1tnTable lookupFTABLE86cc, tc, t1tnFloating point reverse table lookupDLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnConditional return from user-definedLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[N]LWRITEA91b1, b2, b3, b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1, b2, b3, b4Write 32-bit long integer to reg[0]LREAD94nnb1, b2, b3, b4Read 32-bit long integer to reg[0]	INDX	7D	nn		Select register X using value in reg[nn]
EECALL7FfnCall user-defined function in EEPROMRET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1,b2Unconditional jumpJMP, cc84cc, b1, b2Conditional jumpTABLE85tc, t1tnTable lookupFTABLE86cc, tc, t1tnFloating point reverse table lookupDLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-defined functionLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[N]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1, b2, b3, b4Write 32-bit long integer to reg[O]LREAD94nnb1, b2, b3, b4Read 32-bit long integer from reg[n]	FCALL	7E	fn		Call user-defined function in Flash
RET80Return from user-defined functionBRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1, b2Unconditional jumpJMP, cc84cc, b1, b2Conditional jumpTABLE85tc, t1tnTable lookupFTABLE86cc, tc, t1tnFloating point reverse table lookupLTABLE87cc, tc, t1tnLong integer reverse table lookupPOLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-defined functionLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[N]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1, b2, b3, b4Write 32-bit long integer to reg[0]LREAD94nnb1, b2, b3, b4Read 32-bit long integer from reg[n]	EECALL	7F	fn		Call user-defined function in EEPROM
BRA81bbUnconditional branchBRA, cc82cc, bbConditional branchJMP83b1, b2Unconditional jumpJMP, cc84cc, b1, b2Conditional jumpTABLE85tc, t1tnTable lookupFTABLE86cc, tc, t1tnFloating point reverse table lookupLTABLE87cc, tc, t1tnLong integer reverse table lookupPOLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-defined functionLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITE093b1, b2, b3, b4Write 32-bit long integer to reg[A]LREAD94nnb1, b2, b3, b4Write 32-bit long integer to reg[0]LREADA95b1, b2, b3, b4Write 32-bit long integer to reg[A]	RET	80			Return from user-defined function
BRA, cc82cc, bbConditional branchJMP83b1, b2Unconditional jumpJMP, cc84cc, b1, b2Conditional jumpTABLE85tc, t1tnTable lookupFTABLE86cc, tc, t1tnFloating point reverse table lookupLTABLE87cc, tc, t1tnLong integer reverse table lookupPOLY88tc, t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET, cc8AccConditional return from user-defined functionLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITE093b1, b2, b3, b4Write 32-bit long integer to reg[O]LREAD94nnb1, b2, b3, b4Write 32-bit long integer to reg[O]LREAD94nnb1, b2, b3, b4Read 32-bit long integer from reg[A]	BRA	81	bb		Unconditional branch
JMP83b1,b2Unconditional jumpJMP,cc84cc,b1,b2Conditional jumpTABLE85tc,t1tnTable lookupFTABLE86cc,tc,t1tnFloating point reverse table lookupLTABLE87cc,tc,t1tnLong integer reverse table lookupPOLY88tc,t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET,cc8AccConditional return from user-defined functionLWRITE90nn,b1,b2,b3,b4Write 32-bit long integer to reg[n]LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[X], X = X + 1LWRITEO93b1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4Write 32-bit long integer from reg[n]	BRA,cc	82	cc,bb		Conditional branch
JMP,cc84cc,b1,b2Conditional jumpTABLE85tc,t1tnTable lookupFTABLE86cc,tc,t1tnFloating point reverse table lookupLTABLE87cc,tc,t1tnLong integer reverse table lookupPOLY88tc,t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET,cc8AccConditional return from user-defined functionLWRITE90nn,b1,b2,b3,b4Write 32-bit long integer to reg[n]LWRITEA91b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4Read 32-bit long integer from reg[n]	JMP	83	b1,b2		Unconditional jump
TABLE85tc,t1tnTable lookupFTABLE86cc,tc,t1tnFloating point reverse table lookupLTABLE87cc,tc,t1tnLong integer reverse table lookupPOLY88tc,t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET,cc8AccConditional return from user-defined functionLWRITE90nn,b1,b2,b3,b4Write 32-bit long integer to reg[nn]LWRITEA91b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4LREAD95b1,b2,b3,b4Read 32-bit long integer from reg[A]	JMP,cc	84	cc,b1,b2		Conditional jump
FTABLE86cc,tc,t1tnFloating point reverse table lookupLTABLE87cc,tc,t1tnLong integer reverse table lookupPOLY88tc,t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET,cc8AccConditional return from user-defined functionLWRITE90nn,b1,b2,b3,b4Write 32-bit long integer to reg[nn]LWRITEA91b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4Read 32-bit long integer from reg[nn]	TABLE	85	tc,t1tn		Table lookup
LTABLE87cc,tc,t1tnLong integer reverse table lookupPOLY88tc,t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET,cc8AccConditional return from user-defined functionLWRITE90nn,b1,b2,b3,b4Write 32-bit long integer to reg[n]LWRITEA91b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4Read 32-bit long integer from reg[nn]	FTABLE	86	cc,tc,t1tn		Floating point reverse table lookup
POLY88tc,t1tnreg[A] = nth order polynomialGOTO89nnComputed GOTORET,cc8AccConditional return from user-defined functionLWRITE90nn,b1,b2,b3,b4Write 32-bit long integer to reg[nn]LWRITEA91b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4Read 32-bit long integer from reg[nn]	LTABLE	87	cc,tc,t1tn		Long integer reverse table lookup
GOTO89nnComputed GOTORET,cc8AccConditional return from user-defined functionLWRITE90nn,b1,b2,b3,b4Write 32-bit long integer to reg[nn]LWRITEA91b1,b2,b3,b4Write 32-bit long integer to reg[A]LWRITEX92b1,b2,b3,b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4LREADA95b1,b2,b3,b4Bead 32-bit long integer from reg[A]	POLY	88	tc,t1tn		reg[A] = nth order polynomial
RET, cc8AccConditional return from user-defined functionLWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[nn]LWRITEA91b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1, b2, b3, b4Write 32-bit long integer to reg[0]LREAD94nnb1, b2, b3, b4LREADA95b1, b2, b3, b4Bead 32-bit long integer from reg[A]	GOTO	89	nn		Computed GOTO
LWRITE90nn, b1, b2, b3, b4Write 32-bit long integer to reg[nn]LWRITEA91b1, b2, b3, b4Write 32-bit long integer to reg[A]LWRITEX92b1, b2, b3, b4Write 32-bit long integer to reg[X], X = X + 1LWRITE093b1, b2, b3, b4Write 32-bit long integer to reg[0]LREAD94nnb1, b2, b3, b4LREADA95b1, b2, b3, b4Bead 32-bit long integer from reg[A]	RET,CC	8A	сс		Conditional return from user-defined
LWRITEA       91       b1, b2, b3, b4       Write 32-bit long integer to reg[A]         LWRITEX       92       b1, b2, b3, b4       Write 32-bit long integer to reg[X], X = X + 1         LWRITE0       93       b1, b2, b3, b4       Write 32-bit long integer to reg[0]         LREAD       94       nn       b1, b2, b3, b4       Read 32-bit long integer from reg[nn]         LREADA       95       b1, b2, b3, b4       Bead 32-bit long integer from reg[A]	LWRITE	90	nn.b1.b2.b3.b4		Write 32-bit long integer to reginn
LWRITEX       92       b1,b2,b3,b4       Write 32-bit long integer to reg[X], X = X + 1         LWRITE0       93       b1,b2,b3,b4       Write 32-bit long integer to reg[0]         LREAD       94       nn       b1,b2,b3,b4       Read 32-bit long integer from reg[nn]         LREADA       95       b1,b2,b3,b4       Read 32-bit long value from reg[A]	LWRITEA	91	b1,b2,b3,b4		Write 32-bit long integer to reg[A]
Image: Signal and Signal an	LWRTTEX	92	b1, b2, b3, b4		Write 32-bit long integer to reg[X]
LWRITE093b1,b2,b3,b4Write 32-bit long integer to reg[0]LREAD94nnb1,b2,b3,b4Read 32-bit long integer from reg[nn]LREADA95b1,b2,b3,b4Read 32-bit long value from reg[A]		1			X = X + 1
LREAD     94     nn     b1, b2, b3, b4     Read 32-bit long integer from reg[nn]       LREADA     95     b1, b2, b3, b4     Read 32-bit long value from reg[A]	LWRITE0	93	b1,b2,b3,b4		Write 32-bit long integer to real01
LREADA 95 b1, b2, b3, b4 Read 32-bit long value from reg[A]	LREAD	94	nn	b1,b2,b3,b4	Read 32-bit long integer from region
	LREADA	95		b1,b2,b3,b4	Read 32-bit long value from reg[A]

LREADX	96		b1,b2,b3,b4	Read 32-bit long integer from reg[X], X = X + 1
LREAD0	97		b1,b2,b3,b4	Read 32-bit long integer from reg[0]
LREADBYTE	98		bb	Read lower 8 bits of reg[A]
LREADWORD	99		b1,b2	Read lower 16 bits reg[A]
ATOL	9A	aa00		Convert ASCII to long integer
LTOA	9B	bb		Convert long integer to ASCII
LSET	9C	nn		reg[A] = reg[nn]
LADD	9D	nn		reg[A] = reg[A] + reg[nn]
LSUB	9E	nn		reg[A] = reg[A] - reg[nn]
LMUL	9F	nn		rea[A] = rea[A] * rea[nn]
LDIV	A0	nn		reg[A] = reg[A] / reg[nn] $reg[0] = remainder$
LCMP	A1	nn		Signed compare reg[A] and reg[nn], Set long integer status
LUDIV	A2	nn		reg[A] = reg[A] / reg[nn]
THOMP	2.2			reg[0] = remainder
LUCMP	A3	nn		Set long integer status
LTST	A4	nn		Test reg[A] AND reg[nn],
				Set long integer status
LSET0	A5			reg[A] = reg[0]
LADD0	A6			reg[A] = reg[A] + reg[0]
LSUB0	A7			reg[A] = reg[A] - reg[0]
LMUL0	A8			reg[A] = reg[A] * reg[0]
LDIV0	A9			reg[A] = reg[A] / reg[0] reg[0] = remainder
LCMP0	AA			Signed compare reg[A] and reg[0],
LUDIV0	AB			reg[A] = reg[A] / reg[0]
	AC			Insigned compare reg[A] and reg[0]
	AC			Set long integer status
LTST0	AD			Test reg[A] AND reg[0], Set long integer status
LSETT	AE	hh		reg[A] = long(bb)
	AF	bb		reg[A] = reg[A] + long(bb)
LSUBT	B0	bb		reg[A] = reg[A] - long(bb)
T.MIIT.T	B1	bb		reg[A] = reg[A] * long(bb)
LIDIVI	B2	bb		reg[A] = reg[A] / long(bb)
	DZ			reg[0] = remainder
LCMPI	в3	bb		Signed compare reg[A] - long(bb), Set long integer status
LUDIVI	В4	bb		reg[A] = reg[A] / unsigned long(bb) reg[0] = remainder
LUCMPI	В5	bb		Unsigned compare reg[A] and long(bb), Set long integer status
LTSTI	В6	bb		Test reg[A] AND long(bb), Set long integer status
LSTATUS	в7	nn	1	Set long integer status for region
LSTATUSA	B8			Set long integer status for reg[A]
	120	1	1	

LCMP2	В9	nn,mm	Signed long compare reg[nn], reg[mm]
	RΔ	nn mm	Insigned long compare region regimm
		1111 <b>,</b> hun	Set long integer status
LNEG	BB		reg[A] = -reg[A]
LABS	BC		reg[A] =   reg[A]
LINC	BD	nn	reg[nn] = reg[nn] + 1 set status
LDEC	BE	nn	reg[nn] = reg[nn] - 1 set status
LNOT	BF		reg[A] = NOT reg[A]
LAND	C0	nn	reg[A] = reg[A] AND reg[nn]
LOR	C1	nn	reg[A] = reg[A] OB reg[nn]
LXOR	C2	nn	reg[A] = reg[A] XOB reg[nn]
LSHIFT	C3	nn	reg[A] = reg[A] shift reg[nn]
LOHILL	C4	nn	reg[A] = min(reg[A] reg[m])
T.MAX	C5	nn	reg[A] = max(reg[A], reg[m])
LONGBYTE	C6	hh	reg[0] = long(signed byte bb)
LONGUBYTE	C7	bb	reg[0] = long(unsigned byte bb)
LONGWORD	C8	b1_b2	reg[0] = long(signed b1*256 + b2)
LONGUWORD	C9	$h_{1}^{b_{1}}$	reg[0] = long(unsigned b1*256 + b2)
SETSTATUS	CD	55	Set status byte
SEROUT	CE	bb	Serial output
DEROOT		bb, bd	
		bb,aa00	
SERIN	CF	bb	Serial input
SETOUT	D0	bb	Set OUT1 and OUT2 output pins
ADCMODE	D1	bb	Set A/D trigger mode
ADCTRIG	D2		A/D manual trigger
ADCSCALE	D3	ch	ADCscale[ch] = reg[0]
ADCLONG	D4	ch	reg[0] = ADCvalue[ch]
ADCLOAD	D5	ch	reg[0] =
			float(ADCvalue[ch]) * ADCscale[ch]
ADCWAIT	D6		wait for next A/D sample
TIMESET	D7		time = reg[0]
TIMELONG	D8		reg[0] = time (long integer)
TICKLONG	D9		reg[0] = ticks (long integer)
EESAVE	DA	nn,ee	EEPROM[ee] = reg[nn]
EESAVEA	DB	ee	EEPROM[ee] = reg[A]
EELOAD	DC	nn,ee	reg[nn] = EEPROM[ee]
EELOADA	DD	ee	reg[A] = EEPROM[ee]
EEWRITE	DE	ee,bc,b1bn	Store bytes starting at EEPROM[ee]
EXTSET	Е0		external input count = reg[0]
EXTLONG	E1		reg[0] = external input counter
EXTWAIT	E2		wait for next external input
STRSET	E3	aa00	Copy string to string buffer
STRSEL	E4	bb,bb	Set selection point
STRINS	E5	aa00	Insert string at selection point
STRCMP	E6	aa00	Compare string with string selection
STRFIND	E7	aa00	Find string
STRFCHR	E8	aa00	Set field separators
STRFIELD	E9	bb	Find field

STRTOF	EA			Convert string selection to floating point
STRTOL	EB			Convert string selection to long integer
READSEL	EC		aa00	Read string selection
STRBYTE	ED	bb		Insert byte at selection point
STRINC	EE			Increment string selection point
STRDEC	EF			Decrement string selection point
SYNC	FO		5C	Get synchronization byte
READSTATUS	F1		SS	Read status byte
READSTR	F2		aa00	Read string from string buffer
VERSION	F3			Copy version string to string buffer
IEEEMODE	F4			Set IEEE mode (default)
PICMODE	F5			Set PIC mode
CHECKSUM	F6			Calculate checksum for uM-FPU code
BREAK	F7			Debug breakpoint
TRACEOFF	F8			Turn debug trace off
TRACEON	F9			Turn debug trace on
TRACESTR	FA	aa00		Send string to debug trace buffer
TRACEREG	FB	nn		Send register value to trace buffer
READVAR	FC	bb		Read internal register value
RESET	FF			Reset (9 consecutive FF bytes cause a reset, otherwise it is a NOP)

#### Notes:

Opcode	Opcode value in hexadecimal
Arguments	Additional data required by instruction
Returns	Data returned by instruction
nn	register number (0-127)
mm	register number (0-127)
fn	function number (0-63)
bb	8-bit value
b1,b2	16-bit value (b1 is MSB)
b1,b2,b3,b4	32-bit value (b1 is MSB)
b1bn	string of 8-bit bytes
SS	Status byte
bd	baud rate and debug mode
СС	Condition code
ee	EEPROM address slot (0-255)
ch	A/D channel number
bc	Byte count
tc	32-bit value count
t1tn	String of 32-bit values
aa00	Zero terminated ASCII string